Design methodologies and circuit optimization techniques for low power CMOS VLSI design

Low power is the real test for late hardware businesses. Control scattering is an essential thought as far as execution and area for VLSI Chip outline. Control administration procedures are for the most part used to configuration low power circuits and frameworks. Insights demonstrate that 40% or co...

Full description

Bibliographic Details

Published in:	2017 IEEE International Conference on Power, Control, Signals and Instrumentation Engineering (ICPCSI) pp. 1759 - 1763
Main Authors:	Geetha, B. T., Padmavathi, B., Perumal, V.
Format:	Conference Proceeding
Language:	English
Published:	IEEE 01.09.2017
Subjects:	Clock gating Dynamic power lector method etc Power consumption VLSI
ISBN:	9781538608135, 1538608138
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!