New efficient hardware design methodology for modified non-restoring square root algorithm

This paper shows a new methodology to design the hardware for computing square root of N-bit unsigned numbers. The proposed hardware design is based on the modified non-restoring square root algorithm. Two different hardware designs, sequential pipeline architecture and asynchronous architecture for...

Full description

Bibliographic Details

Published in:	2014 International Conference on Informatics, Electronics and Vision (ICIEV) pp. 1 - 6
Main Authors:	Rahman, Atul, Abdullah-Al-Kafi
Format:	Conference Proceeding
Language:	English
Published:	IEEE 01.05.2014
Subjects:	Algorithm design and analysis clock cyle latency Clocks Computer architecture Field programmable gate arrays FPGA Hardware hardware resources maximum operating frequency modified non-restoring square root algorithm pipeline Pipelines Synchronization
ISBN:	147995179X, 9781479951796
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!