New efficient hardware design methodology for modified non-restoring square root algorithm

This paper shows a new methodology to design the hardware for computing square root of N-bit unsigned numbers. The proposed hardware design is based on the modified non-restoring square root algorithm. Two different hardware designs, sequential pipeline architecture and asynchronous architecture for...

Celý popis

Podrobná bibliografia

Vydané v:	2014 International Conference on Informatics, Electronics and Vision (ICIEV) s. 1 - 6
Hlavní autori:	Rahman, Atul, Abdullah-Al-Kafi
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	IEEE 01.05.2014
Predmet:	Algorithm design and analysis clock cyle latency Clocks Computer architecture Field programmable gate arrays FPGA Hardware hardware resources maximum operating frequency modified non-restoring square root algorithm pipeline Pipelines Synchronization
ISBN:	147995179X, 9781479951796
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!