Design and Optimization of Self-Biased Complementary Folded Cascode

This paper presents design and optimization procedure of a self-biased complementary folded cascade. A self-biased scheme is chosen as a technique that saves power and circuit area, and is less sensitive to process variations. The gain of basic folded cascode is enhanced using a gain boosting approa...

Full description

Saved in:
Bibliographic Details
Published in:MELECON 2006 - 2006 IEEE Mediterranean Electrotechnical Conference pp. 145 - 148
Main Authors: Ceperic, V., Butkovic, Z., Baric, A.
Format: Conference Proceeding
Language:English
Published: IEEE 2006
Subjects:
Boosting
Circuit simulation
CMOS technology
Cost function
Design optimization
Operational amplifiers
Optimization methods
Particle swarm optimization
Power amplifiers
Power supplies
ISBN:9781424400874, 1424400872
ISSN:2158-8473
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents design and optimization procedure of a self-biased complementary folded cascade. A self-biased scheme is chosen as a technique that saves power and circuit area, and is less sensitive to process variations. The gain of basic folded cascode is enhanced using a gain boosting approach based on common source self-biased amplifiers. The circuits are optimized using the global optimization approach with the cost function calculated by circuit simulations. The hybrid approach to optimization is used combining the global search strategy using particle swarm optimization (PSO) and direct pattern search (DPS) method used as local search strategy. A complementary folded cascode operational amplifier is designed in the 0.35 mum CMOS technology with the 3.3 V power supply voltage
ISBN:9781424400874
1424400872
ISSN:2158-8473
DOI:10.1109/MELCON.2006.1653057