Design and Optimization of Self-Biased Complementary Folded Cascode

This paper presents design and optimization procedure of a self-biased complementary folded cascade. A self-biased scheme is chosen as a technique that saves power and circuit area, and is less sensitive to process variations. The gain of basic folded cascode is enhanced using a gain boosting approa...

Ausführliche Beschreibung

Bibliographische Detailangaben

Veröffentlicht in:	MELECON 2006 - 2006 IEEE Mediterranean Electrotechnical Conference S. 145 - 148
Hauptverfasser:	Ceperic, V., Butkovic, Z., Baric, A.
Format:	Tagungsbericht
Sprache:	Englisch
Veröffentlicht:	IEEE 2006
Schlagworte:	Boosting Circuit simulation CMOS technology Cost function Design optimization Operational amplifiers Optimization methods Particle swarm optimization Power amplifiers Power supplies
ISBN:	9781424400874, 1424400872
ISSN:	2158-8473
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!