Design and Optimization of Self-Biased Complementary Folded Cascode

This paper presents design and optimization procedure of a self-biased complementary folded cascade. A self-biased scheme is chosen as a technique that saves power and circuit area, and is less sensitive to process variations. The gain of basic folded cascode is enhanced using a gain boosting approa...

Full description

Saved in:
Bibliographic Details
Published in:MELECON 2006 - 2006 IEEE Mediterranean Electrotechnical Conference pp. 145 - 148
Main Authors: Ceperic, V., Butkovic, Z., Baric, A.
Format: Conference Proceeding
Language:English
Published: IEEE 2006
Subjects:
Boosting
Circuit simulation
CMOS technology
Cost function
Design optimization
Operational amplifiers
Optimization methods
Particle swarm optimization
Power amplifiers
Power supplies
ISBN:9781424400874, 1424400872
ISSN:2158-8473
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract This paper presents design and optimization procedure of a self-biased complementary folded cascade. A self-biased scheme is chosen as a technique that saves power and circuit area, and is less sensitive to process variations. The gain of basic folded cascode is enhanced using a gain boosting approach based on common source self-biased amplifiers. The circuits are optimized using the global optimization approach with the cost function calculated by circuit simulations. The hybrid approach to optimization is used combining the global search strategy using particle swarm optimization (PSO) and direct pattern search (DPS) method used as local search strategy. A complementary folded cascode operational amplifier is designed in the 0.35 mum CMOS technology with the 3.3 V power supply voltage
AbstractList This paper presents design and optimization procedure of a self-biased complementary folded cascade. A self-biased scheme is chosen as a technique that saves power and circuit area, and is less sensitive to process variations. The gain of basic folded cascode is enhanced using a gain boosting approach based on common source self-biased amplifiers. The circuits are optimized using the global optimization approach with the cost function calculated by circuit simulations. The hybrid approach to optimization is used combining the global search strategy using particle swarm optimization (PSO) and direct pattern search (DPS) method used as local search strategy. A complementary folded cascode operational amplifier is designed in the 0.35 mum CMOS technology with the 3.3 V power supply voltage
Author Butkovic, Z.
Ceperic, V.
Baric, A.
Author_xml – sequence: 1
  givenname: V.
  surname: Ceperic
  fullname: Ceperic, V.
  organization: Fac. of Electr. Eng. & Comput., Zagreb Univ
– sequence: 2
  givenname: Z.
  surname: Butkovic
  fullname: Butkovic, Z.
  organization: Fac. of Electr. Eng. & Comput., Zagreb Univ
– sequence: 3
  givenname: A.
  surname: Baric
  fullname: Baric, A.
  organization: Fac. of Electr. Eng. & Comput., Zagreb Univ
BookMark eNotj8tOwzAURC1RJErJF3STH0i4fsdLCC0gBbIA1pUTXyOjJI7qbODrKaKrkUY6ozPXZDXFCQnZUigpBXP7smvq9rVkAKqkSnKQ-oJkRldUMCEAKi1WZM2orIpKaH5FspS-AODEKsPlmtQPmMLnlNvJ5e28hDH82CXEKY8-f8PBF_fBJnR5Hcd5wBGnxR6_830c3F9pUx8d3pBLb4eE2Tk35GO_e6-fiqZ9fK7vmiJQLZdCWgaM086B74XxnEuDWlhPjRcakFZKdSB643xXgWfSSQm9U556kD0Vhm_I9n83IOJhPobx5HI43-a_tOtM3A
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/MELCON.2006.1653057
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE/IET Electronic Library
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Xplore Digital Library (LUT)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EndPage 148
ExternalDocumentID 1653057
Genre orig-research
GroupedDBID 6IE
6IF
6IH
6IK
6IL
6IM
6IN
AAJGR
AAWTH
ABLEC
ACGFS
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
IPLJI
M43
OCL
RIE
RIL
RIO
ID FETCH-LOGICAL-i175t-5a20231bd0fc49f3359e74af19f470e1866b04c9dfb80f25d550cd6f1f05c1493
IEDL.DBID RIE
ISBN 9781424400874
1424400872
ISICitedReferencesCount 11
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000238566000036&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 2158-8473
IngestDate Wed Aug 27 01:42:36 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i175t-5a20231bd0fc49f3359e74af19f470e1866b04c9dfb80f25d550cd6f1f05c1493
PageCount 4
ParticipantIDs ieee_primary_1653057
PublicationCentury 2000
PublicationDate 20060000
PublicationDateYYYYMMDD 2006-01-01
PublicationDate_xml – year: 2006
  text: 20060000
PublicationDecade 2000
PublicationTitle MELECON 2006 - 2006 IEEE Mediterranean Electrotechnical Conference
PublicationTitleAbbrev MELCON
PublicationYear 2006
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0001096935
ssj0000394675
Score 1.4328115
Snippet This paper presents design and optimization procedure of a self-biased complementary folded cascade. A self-biased scheme is chosen as a technique that saves...
SourceID ieee
SourceType Publisher
StartPage 145
SubjectTerms Boosting
Circuit simulation
CMOS technology
Cost function
Design optimization
Operational amplifiers
Optimization methods
Particle swarm optimization
Power amplifiers
Power supplies
Title Design and Optimization of Self-Biased Complementary Folded Cascode
URI https://ieeexplore.ieee.org/document/1653057
WOSCitedRecordID wos000238566000036&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEB5q8aAXH634JgePxmZ3k83mam3xoG1Bhd7KJplAoXalD8F_b7LdtgpeZC_ZQEhIQiYzme_7AG4iZbQVKqOZUI4GBiya53lM00xj4r-IMVuKTcheLxsO1aAGtxssDCKWyWd4F4rlW74tzDKEylpRKvz2lDuwI2W6wmpt4iksCWLxYhtf8XdzVepreqPmh8JlssZ1BRq2eE33VP3zipHIN2s9d57a_d7qoaLq8pf2Sml6ugf_G_QhNLcYPjLYWKcjqOH0GPZ_0A82oP1Qpm-QfGpJ3x8d7xUmkxSOvODE0fuxt3GWhDOjyjKffZFuMbGhMp8HOHwT3rqd1_YjrUQV6NjfFBZU5EEwPdKWOcOVSxKhUPLcRcpxyTDw32nGjbJOZ8zFwnoXxtjURY4J492p5ATq02KKp0CkyVLjOBqrNc8Uet8rkqhFEgtUXLEzaITpGH2seDNG1Uyc_119AXvb8MYl1BezJV7BrvlcjOez63KxvwFT9KGc
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1bS8MwFD7MKagvXqZ4Nw8-Gpe2Sdu8Ojcmbt3ACXsbzQ0Gs5VdBP-9SddtCr5IX9JASEhCTs7J-b4P4M7jUijGYxwzbrBjwMJpmvo4jIUO7OcRogqxiShJ4uGQ9ytwv8bCaK2L5DP94IrFW77K5cKFyupeyOz2jLZgm1HqkyVaax1RIYGTi2ebCIu9nfNCYdOaNTsYGgUrZJcjYvNXhE_lPy05iWyzerfZafSS5VNF2ekv9ZXC-LQO_jfsQzjZoPhQf22fjqCis2PY_0FAWIPGU5HAgdJMoZ49PN5LVCbKDXrVE4Mfx9bKKeROjTLPfPqFWvlEucp05gDxJ_DWag4abVzKKuCxvSvMMUudZLonFDGSchMEjOuIpsbjhkZEOwY8QajkyoiYGJ8p68RIFRrPECatQxWcQjXLM30GKJJxKA3VUglBY66t9-VFWrDAZ5pTTs6h5qZj9LFkzhiVM3Hxd_Ut7LYH3c6o85y8XMLeJthxBdX5dKGvYUd-zsez6U2x8N_1MaTj
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=MELECON+2006+-+2006+IEEE+Mediterranean+Electrotechnical+Conference&rft.atitle=Design+and+Optimization+of+Self-Biased+Complementary+Folded+Cascode&rft.au=Ceperic%2C+V.&rft.au=Butkovic%2C+Z.&rft.au=Baric%2C+A.&rft.date=2006-01-01&rft.pub=IEEE&rft.isbn=9781424400874&rft.issn=2158-8473&rft.spage=145&rft.epage=148&rft_id=info:doi/10.1109%2FMELCON.2006.1653057&rft.externalDocID=1653057
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2158-8473&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2158-8473&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2158-8473&client=summon