Programming and Timing Analysis of Parallel Programs on Multicores

Multicore processors provide better power-performance trade-offs compared to single-core processors. Consequently, they are rapidly penetrating market segments which are both safety critical and hard real-time in nature. However, designing time-predictable embedded applications over multicores remai...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:Proceedings / International Conference on Application of Concurrency to System Design s. 160 - 169
Hlavní autori: Yip, Eugene, Roop, Partha S., Biglari-Abhari, Morteza, Girault, Alain
Médium: Konferenčný príspevok..
Jazyk:English
Vydavateľské údaje: IEEE 01.07.2013
Predmet:
Instruction sets
Multicore processing
parallel programming
Robots
Semantics
Synchronization
synchronous languages
WCET analysis
ISSN:1550-4808
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Abstract Multicore processors provide better power-performance trade-offs compared to single-core processors. Consequently, they are rapidly penetrating market segments which are both safety critical and hard real-time in nature. However, designing time-predictable embedded applications over multicores remains a considerable challenge. This paper proposes the ForeC language for the deterministic parallel programming of embedded applications on multicores. ForeC extends C with a minimal set of constructs adopted from synchronous languages. To guarantee the worst-case performance of ForeC programs, we offer a very precise reachability-based timing analyzer. To the best of our knowledge, this is the first attempt at the efficient and deterministic parallel programming of multicores using a synchronous C-variant. Experimentation with large multicore programs revealed an average over-estimation of only 2% for the computed worst-case execution times (WCETs). By reducing our representation of the program's state-space, we reduced the analysis time for the largest program (with 43, 695 reachable states) by a factor of 342, to only 7 seconds.
AbstractList Multicore processors provide better power-performance trade-offs compared to single-core processors. Consequently, they are rapidly penetrating market segments which are both safety critical and hard real-time in nature. However, designing time-predictable embedded applications over multicores remains a considerable challenge. This paper proposes the ForeC language for the deterministic parallel programming of embedded applications on multicores. ForeC extends C with a minimal set of constructs adopted from synchronous languages. To guarantee the worst-case performance of ForeC programs, we offer a very precise reachability-based timing analyzer. To the best of our knowledge, this is the first attempt at the efficient and deterministic parallel programming of multicores using a synchronous C-variant. Experimentation with large multicore programs revealed an average over-estimation of only 2% for the computed worst-case execution times (WCETs). By reducing our representation of the program's state-space, we reduced the analysis time for the largest program (with 43, 695 reachable states) by a factor of 342, to only 7 seconds.
Author Girault, Alain
Yip, Eugene
Biglari-Abhari, Morteza
Roop, Partha S.
Author_xml – sequence: 1
  givenname: Eugene
  surname: Yip
  fullname: Yip, Eugene
  email: eyip002@aucklanduni.ac.nz
  organization: Dept. of Electr. & Comput. Eng., Univ. of Auckland, Auckland, New Zealand
– sequence: 2
  givenname: Partha S.
  surname: Roop
  fullname: Roop, Partha S.
  email: p.roop@auckland.ac.nz
  organization: Dept. of Electr. & Comput. Eng., Univ. of Auckland, Auckland, New Zealand
– sequence: 3
  givenname: Morteza
  surname: Biglari-Abhari
  fullname: Biglari-Abhari, Morteza
  email: m.abhari@auckland.ac.nz
  organization: Dept. of Electr. & Comput. Eng., Univ. of Auckland, Auckland, New Zealand
– sequence: 4
  givenname: Alain
  surname: Girault
  fullname: Girault, Alain
  email: alain.girault@inria.fr
  organization: INRIA, Grenoble, France
BookMark eNotjMtOwzAUBY1UJErJjh0b_0CCb_yKlyE8pSIqUdaV7VxXlhIHOWXRv6eCrmY0OjrXZJGmhITcAqsAmLlvu8_HqmbAKzAXpDC6YVoZKRmXbEGWcLJSNKy5IsU8R8dqpRVnBpbkYZOnfbbjGNOe2tTTbfzTNtnhOMeZToFubLbDgAM9b08x0fef4RD9lHG-IZfBDjMWZ67I1_PTtnst1x8vb127LiNoeShBIwoAb4zvUQXljUcvUMpe1YGx4KDGWnHhmp4JYYLjPBjhgja949Z6viJ3_78REXffOY42H3dKmoZL4L8640yd
CODEN IEEPAD
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/ACSD.2013.19
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EISBN 9780769550350
0769550355
EndPage 169
ExternalDocumentID 6598351
Genre orig-research
GroupedDBID 29O
6IE
6IF
6IH
6IK
6IL
6IN
AAJGR
AAWTH
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IPLJI
M43
OCL
RIE
RIL
RNS
ID FETCH-LOGICAL-i175t-17ee411c99cde6f6c9cec4e55d62f00fb12e2634b8d0449fb33f94bf79db3aac3
IEDL.DBID RIE
ISICitedReferencesCount 11
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000333827300017&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 1550-4808
IngestDate Wed Aug 27 04:34:57 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i175t-17ee411c99cde6f6c9cec4e55d62f00fb12e2634b8d0449fb33f94bf79db3aac3
PageCount 10
ParticipantIDs ieee_primary_6598351
PublicationCentury 2000
PublicationDate 2013-July
PublicationDateYYYYMMDD 2013-07-01
PublicationDate_xml – month: 07
  year: 2013
  text: 2013-July
PublicationDecade 2010
PublicationTitle Proceedings / International Conference on Application of Concurrency to System Design
PublicationTitleAbbrev acsd
PublicationYear 2013
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssib026763091
ssj0036489
Score 1.9453382
Snippet Multicore processors provide better power-performance trade-offs compared to single-core processors. Consequently, they are rapidly penetrating market segments...
SourceID ieee
SourceType Publisher
StartPage 160
SubjectTerms Instruction sets
Multicore processing
parallel programming
Robots
Semantics
Synchronization
synchronous languages
WCET analysis
Title Programming and Timing Analysis of Parallel Programs on Multicores
URI https://ieeexplore.ieee.org/document/6598351
WOSCitedRecordID wos000333827300017&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwELZKxcBUoEW85YGRtPEjTjxCoWJAVSQK6lb5cZYqQYr64Pdju2lgYGE7WR6s8-PufN_dh9CNM-CdCqsSURDwAYojiSKB60WnjEpliYr8KW_P-XhcTKeybKHbphYGACL4DPpBjLl8uzCb8FU2EJn0DoOPdfbyXGxrtXZnhwp_UVLZwDuY4JH-LnjgCS_SogG9y8Hd8OUhgLpYP_TX-UWqEm3KqPO_1Ryi3k9xHi4bs3OEWlAdo86OnQHXl7WL7sst9OrDz8Kqsngyj-KuDQleOFyqZeBSecf1XD9Y4ViTG7pbrnrodfQ4GT4lNWNCMvduwDohOQAnxEhpLAgnjDRgOGSZFdSlqdOEAhWM68KmnEunGXOSa5dLq5lShp2gdrWo4BRhSf1j4K03qCyk3pgWTudSF0qoVGkHZ6gbVDL73DbFmNXaOP97-AId0MgjEXCul6i9Xm7gCu2br_V8tbyOO_kNBkWd0w
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlZ1LTwMhEMdJoyZ6qtoa33Lw6LbLwrLLUatNjbVpYjW9NTyGpIluTR9-foFuVw9evBHCgfCaAf4zP4SurQbnVBgZ8ZyAu6BYEkniWS8qpomQhsjAT3nrZ4NBPh6LYQ3dVLEwABDEZ9DyxfCXb2Z65Z_K2jwVzmFwd51tT84qo7U2qyfhbqvEohJ4UM4CAM_74BHL47ySvYv2befl3su6aMtn2PmFVQlWpVv_X3_2UfMnPA8PK8NzgGpQHKL6hs-Ay-3aQHfDtfjqw7XCsjB4NA3FTSISPLN4KOeepvKOy7aussAhKtfnt1w00Wv3YdTpRSUzIZo6R2AZkQyAEaKF0Aa45Vpo0AzS1PDExrFVJIGEU6ZyEzMmrKLUCqZsJoyiUmp6hLaKWQHHCIvEHQfOfoNM_ecbVdyqTKhcchlLZeEENfyQTD7XaTEm5Wic_l19hXZ7o-f-pP84eDpDe0mgSnjV6znaWs5XcIF29Ndyuphfhln9BnEyoRw
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Proceedings+%2F+International+Conference+on+Application+of+Concurrency+to+System+Design&rft.atitle=Programming+and+Timing+Analysis+of+Parallel+Programs+on+Multicores&rft.au=Yip%2C+Eugene&rft.au=Roop%2C+Partha+S.&rft.au=Biglari-Abhari%2C+Morteza&rft.au=Girault%2C+Alain&rft.date=2013-07-01&rft.pub=IEEE&rft.issn=1550-4808&rft.spage=160&rft.epage=169&rft_id=info:doi/10.1109%2FACSD.2013.19&rft.externalDocID=6598351
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1550-4808&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1550-4808&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1550-4808&client=summon