A CMOS mixed signal simultaneous bidirectional signaling I/O

Limited pin counts and achievable bandwidth have become a major limitation to achievable I/O speed of integrated circuits. Previously published current-mode techniques enable I/O circuits to achieve simultaneous bidirectional signaling. This maximizes data rate with minimal I/O power dissipation and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Circuits and Systems; Proceedings: Midwest Symposium on Circuits and Systems S. 37 - 40
Hauptverfasser: Jackson, S.A., Blalock, B.J.
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: IEEE 1998
Schlagworte:
ISBN:9780818689147, 0818689145
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract Limited pin counts and achievable bandwidth have become a major limitation to achievable I/O speed of integrated circuits. Previously published current-mode techniques enable I/O circuits to achieve simultaneous bidirectional signaling. This maximizes data rate with minimal I/O power dissipation and minimal I/O pin count. A new I/O circuit fabricated in 2 /spl mu/m CMOS is described in this work which is capable of handling both analog and digital data signals in a simultaneous bidirectional manner. Mixed-signal operation is achieved by using an analog transmitter to steer current in and out of a transmission line with a receiver amplifier recovering the receive signal.
AbstractList Limited pin counts and achievable bandwidth have become a major limitation to achievable I/O speed of integrated circuits. Previously published current-mode techniques enable I/O circuits to achieve simultaneous bidirectional signaling. This maximizes data rate with minimal I/O power dissipation and minimal I/O pin count. A new I/O circuit fabricated in 2 /spl mu/m CMOS is described in this work which is capable of handling both analog and digital data signals in a simultaneous bidirectional manner. Mixed-signal operation is achieved by using an analog transmitter to steer current in and out of a transmission line with a receiver amplifier recovering the receive signal.
Author Jackson, S.A.
Blalock, B.J.
Author_xml – sequence: 1
  givenname: S.A.
  surname: Jackson
  fullname: Jackson, S.A.
  organization: Microsyst. Prototyping Lab., Mississippi State Univ., MS, USA
– sequence: 2
  givenname: B.J.
  surname: Blalock
  fullname: Blalock, B.J.
BookMark eNotj81KxDAUhQMqqGNfYFZ9gXZym7TJBTel-DMwQxdVXA5pcjtE-iNtB_TtrdRzFt_iHA6ce3bdDz0xtgUeA3DcHT-qIq9iQNSxSlEKfsUCVJpr0JlGkOqWBdP0yRfJNOFc3LHHPCyOZRV2_ptcOPlzb9oF3aWdTU_DZQpr7_xIdvbDGv01fH8O97vygd00pp0o-OeGvT8_vRWv0aF82Rf5IfKg5BzJxCpSqUzJAkrrJNQNkrQ2MdZivZhrzm1mRZ2BJmXQoXDIXQYNOinEhm3XXU9Ep6_Rd2b8Oa0XxS_eZkie
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/MWSCAS.1998.759430
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE/IET Electronic Library (IEL) (UW System Shared)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EndPage 40
ExternalDocumentID 759430
GroupedDBID 6IE
6IH
6IK
6IL
AAJGR
AAWTH
ACGHX
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
OCL
RIB
RIC
RIE
RIL
RIO
ID FETCH-LOGICAL-i174t-42c7e7545ec194cd41bf9e4cc2acc9b9b90800c6c3b618e7a9d93d90d61f9d433
IEDL.DBID RIE
ISBN 9780818689147
0818689145
ISICitedReferencesCount 0
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000079563200009&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Tue Aug 26 17:57:28 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i174t-42c7e7545ec194cd41bf9e4cc2acc9b9b90800c6c3b618e7a9d93d90d61f9d433
PageCount 4
ParticipantIDs ieee_primary_759430
PublicationCentury 1900
PublicationDate 19980000
PublicationDateYYYYMMDD 1998-01-01
PublicationDate_xml – year: 1998
  text: 19980000
PublicationDecade 1990
PublicationTitle Circuits and Systems; Proceedings: Midwest Symposium on Circuits and Systems
PublicationTitleAbbrev MWSCAS
PublicationYear 1998
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0000452003
Score 1.4401463
Snippet Limited pin counts and achievable bandwidth have become a major limitation to achievable I/O speed of integrated circuits. Previously published current-mode...
SourceID ieee
SourceType Publisher
StartPage 37
SubjectTerms Bandwidth
Crosstalk
Differential amplifiers
Low voltage
Power dissipation
Power supplies
Power transmission lines
Prototypes
Transceivers
Transmitters
Title A CMOS mixed signal simultaneous bidirectional signaling I/O
URI https://ieeexplore.ieee.org/document/759430
WOSCitedRecordID wos000079563200009&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1La8MwDDZb2WGnvTr2Jodd0-bh2BbsUsrKBusDukdvxZFVCGzp6Nqxnz_bSTsGu4wcHJskWFhYsqLvE2PXOpUImfXcQCCGXCoKwQgdamkViKs8zXz5tucHORioyQRGNc-2x8IQkU8-o5a79f_yzRxXLlTWlpkjC99m21KKCqq1Cac4ZnCroJ7h0THAQ8yzml9n3ZdrzEwE7f7LuNsZO6iealVf_VVdxRuX3t6_prXPmj8gvWC0MT8HbIvKI3bTCbr94Th4K77IBC45Q7_axqUN6pLsKT_Ii8qK-RBg_YR9P7hvD5vsqXf72L0L6wIJYWEPEsuQJyhJWh-IMAaOhsf5DIgjJhoRcns5fxAFprmIFUkNBlIDkRHxDAxP02PWKOclnbAACEwiElA8Ja4z1Nbtm-VKcJHYfSiKTtmhE3z6XnFgTCuZz_4cPWe7FXLPBSouWGO5WNEl28HPZfGxuPLr9g0995O9
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3dS8MwEA86BX3ya-K3ffC1W9ukSQ98GcOx4b5gU_c20uQGBe1kbuKfb5J2E8EX6UOa0JYcOXKX6_1-R8idpEJBbDw34Er5TCTog-bSl8IoEEtSGrvybc9d0e8nkwkMS55th4VBRJd8hjV76_7l67la2VBZXcSWLHyb7MSMRUEB1toEVCw3uFFRx_FoOeAhZHHJsLPuizVqJoB672XUbIwsWC-pFd_9VV_FmZfWwb8mdkiqPzA9b7gxQEdkC_MTct_wmr3ByHvLvlB7Nj1DvprGJg7KHM0530uzwo65IGD5hHnf69QHVfLUehg3235ZIsHPzFFi6bNICRTGC0IVAlOahekMkCkVSaUgNZf1CBVXNOVhgkKCBqoh0DycgWaUnpJKPs_xjHiAoCMeQcIoMhkraRy_WZpwxiOzEwXBOTm2gk_fCxaMaSHzxZ-jt2SvPe51p91O__GS7Bc4Phu2uCKV5WKF12RXfS6zj8WNW8NvI1GXBA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Circuits+and+Systems%3B+Proceedings%3A+Midwest+Symposium+on+Circuits+and+Systems&rft.atitle=A+CMOS+mixed+signal+simultaneous+bidirectional+signaling+I%2FO&rft.au=Jackson%2C+S.A.&rft.au=Blalock%2C+B.J.&rft.date=1998-01-01&rft.pub=IEEE&rft.isbn=9780818689147&rft.spage=37&rft.epage=40&rft_id=info:doi/10.1109%2FMWSCAS.1998.759430&rft.externalDocID=759430
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780818689147/lc.gif&client=summon&freeimage=true
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780818689147/mc.gif&client=summon&freeimage=true
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780818689147/sc.gif&client=summon&freeimage=true