An algorithm driven architecture for a lossless image compression scheme based on multiplicative autoregressive models

We propose an algorithm driven architecture design for a lossless image scheme. The proposed architecture uses the spatial parallelism present in the block-based compression algorithm. Various schemes of implementation of the architecture are discussed and compared with the sequential implementation...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Circuits and Systems; Proceedings: Midwest Symposium on Circuits and Systems S. 395 - 398
Hauptverfasser: Chande, S.B., Das, M., Ganesan, S.
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: IEEE 1998
Schlagworte:
Algorithm design and analysis
Compression algorithms
Computational complexity
Computer architecture
Computer science
Hardware
Image coding
Parallel architectures
Systems engineering and theory
Transform coding
ISBN:9780818689147, 0818689145
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:We propose an algorithm driven architecture design for a lossless image scheme. The proposed architecture uses the spatial parallelism present in the block-based compression algorithm. Various schemes of implementation of the architecture are discussed and compared with the sequential implementation of the compression algorithm.
ISBN:9780818689147
0818689145
DOI:10.1109/MWSCAS.1998.759514