Presentation of an efficient design methodology for FPGA implementation of control systems. Application to the design of an antiwindup PI controller

This paper presents an efficient design methodology to develop IP-core functions in VHDL for control systems. This methodology is able to cope with different optimization constraints such as the reduction of both the development time and the execution time and the minimization of the consumed resour...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:2002 28th Annual Conference of the IEEE Industrial Electronics Society Ročník 3; s. 1942 - 1947 vol.3
Hlavní autoři: Charaabi, L., Monmasson, E., Slama-Belkhodja, I.
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 2002
Témata:
Constraint optimization
Control systems
Design methodology
Field programmable gate arrays
Flow graphs
Minimization methods
Optimization methods
Pulse width modulation
Pulse width modulation converters
Signal processing algorithms
ISBN:0780374746, 9780780374744
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:This paper presents an efficient design methodology to develop IP-core functions in VHDL for control systems. This methodology is able to cope with different optimization constraints such as the reduction of both the development time and the execution time and the minimization of the consumed resources of the chip. Our approach uses the AAA methodology (algorithm architecture adequation), which allows to rapidly develop and optimize the implantation of the DFG (data flow graph) of an algorithm. In order to illustrate the efficiency of this methodology, the authors present the implantation of an antiwindup PI controller on a single field programmable gate array (FPGA) applied to the control of a DC/DC converter.
ISBN:0780374746
9780780374744
DOI:10.1109/IECON.2002.1185269