WASMII: a data driven computer on a virtual hardware
Virtual hardware is a technique to realize a large digital circuit with a small real hardware by using an extended Field Programmable Gate Array (FPGA) technology. Several configuration RAM modules are provided inside the FPGA chip, and the configuration of the gate array can be rapidly changed by r...
Uloženo v:
| Vydáno v: | IEEE Workshop on FPGAs for Custom Computing Machines : proceedings, April 5-7, 1993, Napa, California s. 33 - 42 |
|---|---|
| Hlavní autoři: | , |
| Médium: | Konferenční příspěvek |
| Jazyk: | angličtina japonština |
| Vydáno: |
IEEE Comput. Soc. Press
1993
|
| Témata: | |
| ISBN: | 9780818638909, 0818638907 |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Abstract | Virtual hardware is a technique to realize a large digital circuit with a small real hardware by using an extended Field Programmable Gate Array (FPGA) technology. Several configuration RAM modules are provided inside the FPGA chip, and the configuration of the gate array can be rapidly changed by replacing the active module. Data for configuration are transferred from an off-chip backup RAM to an unused configuration RAM module. A novel computation mechanism called the WASMII, which executes a target data flow graph directly, is proposed on the basis of the virtual hardware. A WASMII chip consists of the FPGA for virtual hardware and the additional mechanism to replace configuration RAM modules in the data driven manner. Configuration data are preloaded by the order which is assigned in advance with a static scheduling preprocessor. By connecting a number of WASMII chips, a highly parallel system can be easily constructed.< > |
|---|---|
| AbstractList | Virtual hardware is a technique to realize a large digital circuit with a small real hardware by using an extended Field Programmable Gate Array (FPGA) technology. Several configuration RAM modules are provided inside the FPGA chip, and the configuration of the gate array can be rapidly changed by replacing the active module. Data for configuration are transferred from an off-chip backup RAM to an unused configuration RAM module. A novel computation mechanism called the WASMII, which executes a target data flow graph directly, is proposed on the basis of the virtual hardware. A WASMII chip consists of the FPGA for virtual hardware and the additional mechanism to replace configuration RAM modules in the data driven manner. Configuration data are preloaded by the order which is assigned in advance with a static scheduling preprocessor. By connecting a number of WASMII chips, a highly parallel system can be easily constructed.< > |
| Author | Amano, H. Ling, X.-P. |
| Author_xml | – sequence: 1 givenname: X.-P. surname: Ling fullname: Ling, X.-P. organization: Dept. of Electr. Eng., Keio Univ., Yokohama, Japan – sequence: 2 givenname: H. surname: Amano fullname: Amano, H. organization: Dept. of Electr. Eng., Keio Univ., Yokohama, Japan |
| BookMark | eNotj09Lw0AUxBdUUGvu4mm_QOK-_ZPsegvF1kDFQhWP5SX7FiNtUjZpxW9voM5h5vBjBuaWXXZ9R4zdg8gAhHtcrJdlBs6pTBZOW7hgiSussGBzZZ1w1ywZhm8xSRuRW3nD9Ge5ea2qJ47c4zhZbE_U8abfH44jRd53Ezm1cTzijn9h9D8Y6Y5dBdwNlPznjH0snt_nL-nqbVnNy1XagjFj2kBAaAplamzIBmWUt4p0ocBQ8HVDUqGsnddIWtjcWNRSg59KuccQvJqxh_NuS0TbQ2z3GH-352vqD2v2RV0 |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/FPGA.1993.279481 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EndPage | 42 |
| ExternalDocumentID | 279481 |
| GroupedDBID | 6IE 6IK 6IL AAJGR AAWTH ACGHX ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK OCL RIE RIL |
| ID | FETCH-LOGICAL-i155t-c1fa1c735bace8f353d83e47315efdbce23a2b9d4ae408658a4241dfa16daffd3 |
| IEDL.DBID | RIE |
| ISBN | 9780818638909 0818638907 |
| IngestDate | Tue Aug 26 22:34:52 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English Japanese |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i155t-c1fa1c735bace8f353d83e47315efdbce23a2b9d4ae408658a4241dfa16daffd3 |
| PageCount | 10 |
| ParticipantIDs | ieee_primary_279481 |
| PublicationCentury | 1900 |
| PublicationDate | 1993-00-00 |
| PublicationDateYYYYMMDD | 1993-01-01 |
| PublicationDate_xml | – year: 1993 text: 1993-00-00 |
| PublicationDecade | 1990 |
| PublicationTitle | IEEE Workshop on FPGAs for Custom Computing Machines : proceedings, April 5-7, 1993, Napa, California |
| PublicationTitleAbbrev | FPGA |
| PublicationYear | 1993 |
| Publisher | IEEE Comput. Soc. Press |
| Publisher_xml | – name: IEEE Comput. Soc. Press |
| SSID | ssj0000450682 |
| Score | 1.2867136 |
| Snippet | Virtual hardware is a technique to realize a large digital circuit with a small real hardware by using an extended Field Programmable Gate Array (FPGA)... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 33 |
| SubjectTerms | Analog computers Circuit faults Digital circuits Field programmable gate arrays Hardware Joining processes Large scale integration Processor scheduling Read-write memory Scheduling algorithm |
| Title | WASMII: a data driven computer on a virtual hardware |
| URI | https://ieeexplore.ieee.org/document/279481 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwELZoxQALUIp4ywNr2iS244StQhQqQVUJEN0qP85SlxSFtvx9zk7KQ2Jhc5zYinVRzt_5vu8IuQLLleMuxY-XI0BBeB0p5VxkWGoyl7PMuiCZ_yDH43w6LSaNznbgwgBASD6Dnm-Gs3y7MCsfKuun0muLtEhLyqyman2FU3BnEmd5wF1eow3dcCwbfZ3NdbE5pYyL_nByN_BEPdar5_xVWyW4luHev15qn3S_KXp08uV8DsgWlB2y-0Nd8JDw18HT42h0TRX1eaDUVv7PRk1Tx4EuSryznleeQUI9-epDVdAlL8Pb55v7qCmSEM1xK7CMTOJUYiQTWhnIHRPM5gy4ZIkAZ7WBlKlUF2gS4AhfRK44Om2LgzKLRrHsiLTLRQnHhOoidYDwRhh8PImdTrRKQIAWiTTcwQnp-OXP3modjFm98tM_e8_ITp0a6IMV56S9rFZwQbbNejl_ry6D7T4BaC-XGg |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3NT8IwFG8UTdSLihi_7cHrYFvbfXgjRoQIhESM3Eg_XhMuw0zAf9_XbaAmXrxt69a0ec1ef6_v93uE3IHh0nIb4uLlCFAQXntSWutpFurIJiwytpDM78fDYTKZpKNKZ7vgwgBAkXwGTXdZnOWbuV66UFkrjJ22yDbZERx7Lclam4AK7k38KCmQl1NpQ0fsx5XCzvo-XZ9T-mmrM3pqO6oea5a9_qquUjiXzuG_hnVEGt8kPTrauJ9jsgVZnRz80Bc8Ifyt_TLo9e6ppC4TlJrc_duorio50HmGLatZ7jgk1NGvPmUODfLaeRw_dL2qTII3w83AwtOBlYGOmVBSQ2KZYCZhwGMWCLBGaQiZDFWKRgGOAEYkkqPbNvhRZNAshp2SWjbP4IxQlYYWEOAIja8HvlWBkgEIUCKINbdwTupu-tP3UgljWs784s-nt2SvOx70p_3e8PmS7JeJgi50cUVqi3wJ12RXrxazj_ymsOMXeTWaYQ |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=IEEE+Workshop+on+FPGAs+for+Custom+Computing+Machines+%3A+proceedings%2C+April+5-7%2C+1993%2C+Napa%2C+California&rft.atitle=WASMII%3A+a+data+driven+computer+on+a+virtual+hardware&rft.au=Ling%2C+X.-P.&rft.au=Amano%2C+H.&rft.date=1993-01-01&rft.pub=IEEE+Comput.+Soc.+Press&rft.isbn=9780818638909&rft.spage=33&rft.epage=42&rft_id=info:doi/10.1109%2FFPGA.1993.279481&rft.externalDocID=279481 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780818638909/lc.gif&client=summon&freeimage=true |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780818638909/mc.gif&client=summon&freeimage=true |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780818638909/sc.gif&client=summon&freeimage=true |