Industry Paper: Surrogate Models for Testing Analog Designs under Limited Budget - a Bandgap Case Study

Testing analog integrated circuit (IC) designs is notoriously hard. Simulating tens of milliseconds from an accurate transistor level model of a complex analog design can take up to two weeks of computation. Therefore, the number of tests that can be executed during the late development stage of an...

Full description

Bibliographic Details

Published in:	International Conference on Hardware/Software Codesign and System Synthesis (Online) pp. 21 - 24
Main Authors:	Bloem, Roderick, Larrauri, Alberto, Lengfeldner, Roland, Mateis, Cristinel, Nickovic, Dejan, Ziegler, Bjorn
Format:	Conference Proceeding
Language:	English
Published:	IEEE 01.10.2022
Subjects:	analog design Artificial neural networks Bayes methods Computational modeling Integrated circuit modeling machine learning Photonic band gap surrogate model testing Transistors Voltage
ISSN:	2832-6474
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!