Design and Implementation of Power Efficient Encoder for Transition Reduction in Off-Chip Buses Using Adaptive Bus Encoding Technique

This paper deals with the design and implementation of power efficient encoder for transition reduction in off chip buses using ABE (Adaptive Bus Encoding) technique. In both the embedded and high performance systems, the effect of power consumption is becoming highly prominent, whereas the off-chip...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:2019 IEEE International Conference on System, Computation, Automation and Networking (ICSCAN) S. 1 - 6
Hauptverfasser: Sundhar, A., Valli, R., Navajothy, J., Bhyravaswamy, Patta, Sivapritha, S.
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: IEEE 01.03.2019
Schlagworte:
Adaptive Bus Encoding (ABE)
Automation
Bus encoding schemes
Computer architecture
Decoding
encoder-decoder architecture
Encoding
Microsoft Windows
off-chip bus
Redundancy
Switches
switching patterns
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract This paper deals with the design and implementation of power efficient encoder for transition reduction in off chip buses using ABE (Adaptive Bus Encoding) technique. In both the embedded and high performance systems, the effect of power consumption is becoming highly prominent, whereas the off-chip data buses remains to be a considerable power consumer. In most cases, the input data streams are not known because of the fact that the data streams are more random and less sequential. With subject to this, the adaptive bus encoding (ABE) mechanism is introduced which is executed without the preliminary knowledge about the required input streams. The proposed methodology of this paper make use of the spatial redundancy for the prevention of data loss while recovering them. This ABE framework reduces the transitions in highly capacitive off-chip buses and also this technique is associated with the power dissipation in the off chip buses for the significance of power efficiency and high speed communication. Thus, it minimises the extra dynamic power consumption due to the encoding circuitry mechanism.
AbstractList This paper deals with the design and implementation of power efficient encoder for transition reduction in off chip buses using ABE (Adaptive Bus Encoding) technique. In both the embedded and high performance systems, the effect of power consumption is becoming highly prominent, whereas the off-chip data buses remains to be a considerable power consumer. In most cases, the input data streams are not known because of the fact that the data streams are more random and less sequential. With subject to this, the adaptive bus encoding (ABE) mechanism is introduced which is executed without the preliminary knowledge about the required input streams. The proposed methodology of this paper make use of the spatial redundancy for the prevention of data loss while recovering them. This ABE framework reduces the transitions in highly capacitive off-chip buses and also this technique is associated with the power dissipation in the off chip buses for the significance of power efficiency and high speed communication. Thus, it minimises the extra dynamic power consumption due to the encoding circuitry mechanism.
Author Navajothy, J.
Valli, R.
Sivapritha, S.
Sundhar, A.
Bhyravaswamy, Patta
Author_xml – sequence: 1
  givenname: A.
  surname: Sundhar
  fullname: Sundhar, A.
  organization: Department of Electronics and Communication Engineering, Perunthalaivar Kamarajar Institute of Engineering and Technology, Karaikal, India
– sequence: 2
  givenname: R.
  surname: Valli
  fullname: Valli, R.
  organization: Department of Electronics and Communication Engineering, Sri Manakular Vinayagar Institute of Technology, Puducherry, India
– sequence: 3
  givenname: J.
  surname: Navajothy
  fullname: Navajothy, J.
  organization: Department of Electronics and Communication Engineering, Perunthalaivar Kamarajar Institute of Engineering and Technology, Karaikal, India
– sequence: 4
  givenname: Patta
  surname: Bhyravaswamy
  fullname: Bhyravaswamy, Patta
  organization: Department of Electronics and Communication Engineering, Perunthalaivar Kamarajar Institute of Engineering and Technology, Karaikal, India
– sequence: 5
  givenname: S.
  surname: Sivapritha
  fullname: Sivapritha, S.
  organization: Department of Electronics and Communication Engineering, Perunthalaivar Kamarajar Institute of Engineering and Technology, Karaikal, India
BookMark eNotkMtOwzAQRY0ECx79gm78AykexyHOsoQClSqKoF1Xrj3TjtQ6IUlBfAD_TV-re3V0dRb3RlzGKqIQfVADAFXcj8vPcvg20AqKgbW5tRlciF6RW8i1Bch0pq_F3xO2vIrSxSDH23qDW4yd67iKsiL5Xv1gI0dE7HnP5Sj6KuwJVY2cNS62fFx-YNj5Y-Mop0RJueZaPu5abOW85biSw-Dqjr_xAE-WA52hX0f-2uGduCK3abF3zlsxfx7NytdkMn0Zl8NJwgC2S5ZIJgcL5IM3qSLrrNXKFGSUh5D6EOgh86hTr43xWKBZ5qkpvCKtjc51eiv6Jy8j4qJueOua38X5nPQfUi5gNw
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/ICSCAN.2019.8878851
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9781728115252
1728115256
9781728115245
1728115248
EndPage 6
ExternalDocumentID 8878851
Genre orig-research
GroupedDBID 6IE
6IL
CBEJK
RIE
RIL
ID FETCH-LOGICAL-i118t-bef47181fcdc430f8a882049f40c1d3cddf65ce23c244ce9e4b7349c0f2242723
IEDL.DBID RIE
IngestDate Thu Jun 29 18:38:34 EDT 2023
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i118t-bef47181fcdc430f8a882049f40c1d3cddf65ce23c244ce9e4b7349c0f2242723
PageCount 6
ParticipantIDs ieee_primary_8878851
PublicationCentury 2000
PublicationDate 2019-March
PublicationDateYYYYMMDD 2019-03-01
PublicationDate_xml – month: 03
  year: 2019
  text: 2019-March
PublicationDecade 2010
PublicationTitle 2019 IEEE International Conference on System, Computation, Automation and Networking (ICSCAN)
PublicationTitleAbbrev ICSCAN
PublicationYear 2019
Publisher IEEE
Publisher_xml – name: IEEE
Score 1.6813047
Snippet This paper deals with the design and implementation of power efficient encoder for transition reduction in off chip buses using ABE (Adaptive Bus Encoding)...
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms Adaptive Bus Encoding (ABE)
Automation
Bus encoding schemes
Computer architecture
Decoding
encoder-decoder architecture
Encoding
Microsoft Windows
off-chip bus
Redundancy
Switches
switching patterns
Title Design and Implementation of Power Efficient Encoder for Transition Reduction in Off-Chip Buses Using Adaptive Bus Encoding Technique
URI https://ieeexplore.ieee.org/document/8878851
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV09T8MwELVKxcAEqEVAAd3AiGnSuHE8ltAKllJBkbpViX0WGUirfvAP-N_4nFCExMJmnaJE8sl5d8l77xi7TkyeZbIfc6lMTCPMLHdViOQCdY6xcSBnhR82IcfjZDZTkwa72WlhENGTz_CWlv5fvlnoLX0q67oDkSSkl96TUlZardpIKAxU9zF9SQdjYmtR-v2Vv0ameMQYHf7vWUes_SO9g8kOVI5ZA8sW-7z3PAtwXT94O9_3WjFUwsLChAadwdB7Qbg4DEvSqa_AlaPgocizsuCZTFr9qijhyVqevhVLuNuucQ2eOAADky3p7UfB6i4UnX67vLbZ62g4TR94PT-BF65t2PAcLUFPaLXRIgpskrly2nUEVgQ6NJE2xsZ9jb1IO4zXqFDkMhJKB9bhek_2ohPWLBclnjLAPPGSjywLEoFKu6JSBKhsJLJQSo1nrEVbOF9WFhnzevfO_w532AFlqaJyXbDmZrXFS7avPzbFenXl8_oF17GoWQ
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NS8NAEF1KFfSk0orfzsGjsUmzzSbHGist1li0Qm8l2Z3FHExLP_wH_m93NrEiePG2DCELu0nezOa9N4xdhSpLU9EJHBGpgFqYacdkIcLhKDMMlAE5zW2zCZEk4WQSjWrseqOFQURLPsMbGtp_-Wom13RU1jIvRBiSXnqrw3nbK9ValZWQ50atQfwSdxPia9EDYK_91TTFYsb93v9m22fNH_EdjDawcsBqWDTY551lWoCp-8Ea-r5XmqECZhpG1OoMetYNwsShV5BSfQEmIQULRpaXBc9k02pHeQFPWjvxWz6H2_USl2CpA9BV6Zy-fxQs70LR8bfPa5O93vfGcd-pOig4uSkcVk6GmsDH01JJ7rs6TE1CbWoCzV3pKV8qpYOOxLYvDcpLjJBnwueRdLVB9rZo-4esXswKPGKAWWhFH2nqhhwjadJK7mKkfZ56Qkg8Zg1awum8NMmYVqt38nf4ku30x4_D6XCQPJyyXdqxkth1xuqrxRrP2bb8WOXLxYXd4y_CVqug
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2019+IEEE+International+Conference+on+System%2C+Computation%2C+Automation+and+Networking+%28ICSCAN%29&rft.atitle=Design+and+Implementation+of+Power+Efficient+Encoder+for+Transition+Reduction+in+Off-Chip+Buses+Using+Adaptive+Bus+Encoding+Technique&rft.au=Sundhar%2C+A.&rft.au=Valli%2C+R.&rft.au=Navajothy%2C+J.&rft.au=Bhyravaswamy%2C+Patta&rft.date=2019-03-01&rft.pub=IEEE&rft.spage=1&rft.epage=6&rft_id=info:doi/10.1109%2FICSCAN.2019.8878851&rft.externalDocID=8878851