Parallel Segmentation Algorithm Based on Computation Front for Numerical Acceleration in Electrical Drive Real-time Simulation

HIL (Hardware in Loop) is an efficient and convenient tool for the test and verification of electrical drive system which requires high reliability and safety. With the application of high-frequency SiC inverter, the time scale is reduced below μs-level, as a result, the computation speed becomes an...

Full description

Saved in:
Bibliographic Details
Published in:IEEE ... Student Conference on Electrical Machines and Systems (Online) pp. 1 - 6
Main Authors: Zhang, Zhe, He, Shaomin, Chen, Jian, Yang, Huan, Zhao, Rongxiang, Yang, Ruoyan
Format: Conference Proceeding
Language:English
Published: IEEE 24.11.2022
Subjects:
Computational modeling
electrical drive system
Hardware
HIL
numerical acceleration
numerical integration
Numerical models
parallel algorithm
Real-time systems
Software
Software algorithms
Technological innovation
ISSN:2771-7577
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract HIL (Hardware in Loop) is an efficient and convenient tool for the test and verification of electrical drive system which requires high reliability and safety. With the application of high-frequency SiC inverter, the time scale is reduced below μs-level, as a result, the computation speed becomes an unignorable challenge for HIL system because of the strict real-time constraint. Under these circumstances, the development and applications of hardware with parallel process structure such as FPGA is a solution for computation acceleration on the hardware level. On the software level, unfortunately, most of the state-of-the-art numerical models and algorithms are based on sequential mechanism, as a result, the parallel algorithm is demanded to achieve further acceleration. This paper proposes a general method based on computation front to design parallel algorithm for real-time simulation. By analyzing numerical flow diagram, numerical integration method is optimized to realize acceleration derived from parallel segmentation. Simulation results show that good acceleration effect without great accuracy reduction is achieved.
AbstractList HIL (Hardware in Loop) is an efficient and convenient tool for the test and verification of electrical drive system which requires high reliability and safety. With the application of high-frequency SiC inverter, the time scale is reduced below μs-level, as a result, the computation speed becomes an unignorable challenge for HIL system because of the strict real-time constraint. Under these circumstances, the development and applications of hardware with parallel process structure such as FPGA is a solution for computation acceleration on the hardware level. On the software level, unfortunately, most of the state-of-the-art numerical models and algorithms are based on sequential mechanism, as a result, the parallel algorithm is demanded to achieve further acceleration. This paper proposes a general method based on computation front to design parallel algorithm for real-time simulation. By analyzing numerical flow diagram, numerical integration method is optimized to realize acceleration derived from parallel segmentation. Simulation results show that good acceleration effect without great accuracy reduction is achieved.
Author Yang, Ruoyan
He, Shaomin
Zhao, Rongxiang
Zhang, Zhe
Chen, Jian
Yang, Huan
Author_xml – sequence: 1
  givenname: Zhe
  surname: Zhang
  fullname: Zhang, Zhe
  email: zhangzhe001@zju.edu.cn
  organization: Zhejiang University,College of Electrical Engineering,Hangzhou,China
– sequence: 2
  givenname: Shaomin
  surname: He
  fullname: He, Shaomin
  email: shirmin001@zju.edu.cn
  organization: Zhejiang University,College of Electrical Engineering,Hangzhou,China
– sequence: 3
  givenname: Jian
  surname: Chen
  fullname: Chen, Jian
  email: cjll999@163.com
  organization: Shenzhen Costoms District,Shenzhen,China
– sequence: 4
  givenname: Huan
  surname: Yang
  fullname: Yang, Huan
  email: yanghuan@zju.edu.cn
  organization: Zhejiang University,College of Electrical Engineering,Hangzhou,China
– sequence: 5
  givenname: Rongxiang
  surname: Zhao
  fullname: Zhao, Rongxiang
  email: rongxiang@zju.edu.cn
  organization: Zhejiang University,College of Electrical Engineering,Hangzhou,China
– sequence: 6
  givenname: Ruoyan
  surname: Yang
  fullname: Yang, Ruoyan
  email: yangruoyan@zju.edu.cn
  organization: Zhejiang University,College of Electrical Engineering,Hangzhou,China
BookMark eNotkMtOwzAURA0CiVL6BSzwD6T4EdvxsoQUkMpDBNaV49wUIzupHBeJDd8Ool2NNOdoFnOOTvqhB4SuKJlTSvR1XVaPtZBMsTkjjM211kTq_AjNtCqolCJXstDFMZowpWimhFJnaDaOn4QQzkhOFJ-gnxcTjffgcQ2bAH0yyQ09XvjNEF36CPjGjNDiv6ocwnZ3wMs49Al3Q8RPuwDRWePxwlrwEPeC63HlwaY9uo3uC_ArGJ8lFwDXLuz8v3iBTjvjR5gdcorel9VbeZ-tnu8eysUqc5QWKWsEb0QnW25VXkggLdEqF5oxZoil1nRGasVaIXPQDTcdKRreGgCpOyF4TvkUXe53HQCst9EFE7_Xh8f4L-AwZHU
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/SCEMS56272.2022.9990694
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 9781665476898
1665476893
EISSN 2771-7577
EndPage 6
ExternalDocumentID 9990694
Genre orig-research
GroupedDBID 6IE
6IF
6IL
6IN
AAWTH
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
OCL
RIE
RIL
ID FETCH-LOGICAL-i118t-b53b5f6d3c7486e0d097459222a0c1cafa6972d564e9b3af08b3daee69f553413
IEDL.DBID RIE
IngestDate Wed Aug 27 02:27:29 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i118t-b53b5f6d3c7486e0d097459222a0c1cafa6972d564e9b3af08b3daee69f553413
PageCount 6
ParticipantIDs ieee_primary_9990694
PublicationCentury 2000
PublicationDate 2022-Nov.-24
PublicationDateYYYYMMDD 2022-11-24
PublicationDate_xml – month: 11
  year: 2022
  text: 2022-Nov.-24
  day: 24
PublicationDecade 2020
PublicationTitle IEEE ... Student Conference on Electrical Machines and Systems (Online)
PublicationTitleAbbrev SCEMS
PublicationYear 2022
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0003204073
Score 2.2092218
Snippet HIL (Hardware in Loop) is an efficient and convenient tool for the test and verification of electrical drive system which requires high reliability and safety....
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms Computational modeling
electrical drive system
Hardware
HIL
numerical acceleration
numerical integration
Numerical models
parallel algorithm
Real-time systems
Software
Software algorithms
Technological innovation
Title Parallel Segmentation Algorithm Based on Computation Front for Numerical Acceleration in Electrical Drive Real-time Simulation
URI https://ieeexplore.ieee.org/document/9990694
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NT8MgGCZz8aAXPzbjdzh4lK2DUspxzi1eXBaryW4L5WM22TpTN4_-dl_aZmrixRuBtCRAeJ4XeN4HoRtHAx1HyhERpikJUxoTBTSCUAdoYmRklHGl2YQYj-PpVE4a6HarhbHWlo_PbMcXy7t8s9Ibf1TWBTLjdZo7aEcIUWm1tucpjMJyFKx-wtULZDcZDB8TgHfh9VaUduqvf9molCgyOvhf_4eo_S3Hw5Mt0Byhhs2P0f6PTIIt9DlRhXdFWeDEzpe1nijH_cV8BdH_6xLfAVoZDFWVjUPVPPLZCzDQVjzeVDc3C9zXGpCoWhc4y_Gw9Mkpm-4L2BrxE1BL4i3pcZIta_OvNnoZDZ8HD6S2ViAZRBRrknKWchcZpkUYRzYwAcQVXAJZUIHuaeVUJAU1PAqtTJlyQZwyo6yNpOPcA98Jauar3J4iDDtCrCFqUo6x0HImw17IIUTX8EsVG3uGWn4kZ29V9oxZPYjnf1dfoD0_WV7tR8NL1FwXG3uFdvXHOnsvrssp_wKjuq8y
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1JTwIxGG0QTdSLCxh3e_DowNBlliMiBCNMiGDCjXS64CQwGASP_na_zkxQEy_emjYzadqm731t3_cQujXElYEnjOOzOHZYTAJHAI1wiAE0UaGnhDKZ2YQfRcF4HA5K6G6jhdFaZ4_PdM0Ws7t8tZBre1RWBzJjdZpbaJszRhq5WmtzokIJLEifFo-4Gm5YH7ba_SEAvG8VV4TUiu9_GalkONI5-F8PDlH1W5CHBxuoOUIlnR6j_R-5BCvocyCW1hdlhod6Oi8URSluzqYLiP9f5_ge8EphqMqNHPLmjs1fgIG44mid393McFNKwKJ8ZeAkxe3MKSdreljC5oifgVw61pQeD5N5Yf9VRS-d9qjVdQpzBSeBmGLlxJzG3HiKSp8FnnaVC5EFD4EuCFc2pDDCC32iuMd0GFNh3CCmSmjthYZzC30nqJwuUn2KMOwJgYS4SRhKmeY0ZA3GIUiX8EsRKH2GKnYkJ295_oxJMYjnf1ffoN3uqN-b9B6jpwu0ZyfOav8Iu0Tl1XKtr9CO_Fgl78vrbPq_AOrksnk
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=IEEE+...+Student+Conference+on+Electrical+Machines+and+Systems+%28Online%29&rft.atitle=Parallel+Segmentation+Algorithm+Based+on+Computation+Front+for+Numerical+Acceleration+in+Electrical+Drive+Real-time+Simulation&rft.au=Zhang%2C+Zhe&rft.au=He%2C+Shaomin&rft.au=Chen%2C+Jian&rft.au=Yang%2C+Huan&rft.date=2022-11-24&rft.pub=IEEE&rft.eissn=2771-7577&rft.spage=1&rft.epage=6&rft_id=info:doi/10.1109%2FSCEMS56272.2022.9990694&rft.externalDocID=9990694