Strategy-Oriented Exact Pattern Grouping Approaches for Integrated Circuit Designs
Exact layout pattern grouping has been utilized in recent years in integrated circuit design for manufacturability (DFM) applications. In this paper, we have developed several approaches of exact layout pattern grouping for different purposes. For achieving a small cluster count and largest repeatin...
Uložené v:
| Vydané v: | 2022 International Workshop on Advanced Patterning Solutions (IWAPS) s. 1 - 4 |
|---|---|
| Hlavní autori: | , , , , , , |
| Médium: | Konferenčný príspevok.. |
| Jazyk: | English |
| Vydavateľské údaje: |
IEEE
21.10.2022
|
| Predmet: | |
| On-line prístup: | Získať plný text |
| Tagy: |
Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
|
| Abstract | Exact layout pattern grouping has been utilized in recent years in integrated circuit design for manufacturability (DFM) applications. In this paper, we have developed several approaches of exact layout pattern grouping for different purposes. For achieving a small cluster count and largest repeating patterns, we have developed greedy mode and rich mode; For selecting layout patterns in non-period regions, orphan strategy is adopted. Moreover, clip shifting is supported in all grouping modes above, which reduces the cluster count effectively and efficiently. The performances of the developed algorithms are validated by numerical experiments on a full-chip layout GDSII file containing millions of polygons. |
|---|---|
| AbstractList | Exact layout pattern grouping has been utilized in recent years in integrated circuit design for manufacturability (DFM) applications. In this paper, we have developed several approaches of exact layout pattern grouping for different purposes. For achieving a small cluster count and largest repeating patterns, we have developed greedy mode and rich mode; For selecting layout patterns in non-period regions, orphan strategy is adopted. Moreover, clip shifting is supported in all grouping modes above, which reduces the cluster count effectively and efficiently. The performances of the developed algorithms are validated by numerical experiments on a full-chip layout GDSII file containing millions of polygons. |
| Author | Han, Chunying Yan, Changlian Yu, Zongqiang Ding, Ming Zhang, Rongjia Gan, Yuan Jiang, Junhai |
| Author_xml | – sequence: 1 givenname: Yuan surname: Gan fullname: Gan, Yuan email: yuan.gan@dfjy-jx.com organization: Dongfang Jingyuan Electron Limited,Beijing,China – sequence: 2 givenname: Ming surname: Ding fullname: Ding, Ming email: ming.ding@dfjy-jx.com organization: Dongfang Jingyuan Electron Limited,Shenzhen,Guangdong,China – sequence: 3 givenname: Chunying surname: Han fullname: Han, Chunying email: chunying.han@dfjy-jx.com organization: Dongfang Jingyuan Electron Limited,Beijing,China – sequence: 4 givenname: Changlian surname: Yan fullname: Yan, Changlian email: changlian.yan@dfjy-jx.com organization: Dongfang Jingyuan Electron Limited,Beijing,China – sequence: 5 givenname: Junhai surname: Jiang fullname: Jiang, Junhai email: junhai.jiang@dfjy-jx.com organization: Dongfang Jingyuan Electron Limited,Beijing,China – sequence: 6 givenname: Rongjia surname: Zhang fullname: Zhang, Rongjia email: rongjia.zhang@dfjy-jx.com organization: Dongfang Jingyuan Electron Limited,Beijing,China – sequence: 7 givenname: Zongqiang surname: Yu fullname: Yu, Zongqiang email: zongqiang.yu@dfjy-jx.com organization: Dongfang Jingyuan Electron Limited,Beijing,China |
| BookMark | eNotj9FKwzAYRiPohc49gRfmBVrzJ2vSXJY652Cw4RQvR5L-qQFNS5qBe3sVd_XdnHPguyGXcYhIyD2wEoDph_V7s9tXChay5IzzUmvFueIXZK6VrkXFhFZSymvyss_JZOxPxTYFjBk7uvw2LtOdyRlTpKs0HMcQe9qMYxqM-8CJ-iHR9S_b_6kdbUNyx5DpI06hj9MtufLmc8L5eWfk7Wn52j4Xm-1q3TabIgDUuagUN51FBk5Y56wXVeeFERxrqaxDxgC10x1Y6d2CA2CtrWTKcO258VCJGbn77wZEPIwpfJl0Opyfih8IyE_L |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/IWAPS57146.2022.9972272 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Xplore IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEL url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| EISBN | 9798350397666 |
| EndPage | 4 |
| ExternalDocumentID | 9972272 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IL CBEJK RIE RIL |
| ID | FETCH-LOGICAL-i118t-572adbe01c3bccbf35df3a32e867bce001e9c9d1b6fc4211e89b607a29f2af153 |
| IEDL.DBID | RIE |
| IngestDate | Thu Jan 18 11:14:53 EST 2024 |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i118t-572adbe01c3bccbf35df3a32e867bce001e9c9d1b6fc4211e89b607a29f2af153 |
| PageCount | 4 |
| ParticipantIDs | ieee_primary_9972272 |
| PublicationCentury | 2000 |
| PublicationDate | 2022-Oct.-21 |
| PublicationDateYYYYMMDD | 2022-10-21 |
| PublicationDate_xml | – month: 10 year: 2022 text: 2022-Oct.-21 day: 21 |
| PublicationDecade | 2020 |
| PublicationTitle | 2022 International Workshop on Advanced Patterning Solutions (IWAPS) |
| PublicationTitleAbbrev | IWAPS |
| PublicationYear | 2022 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| Score | 1.8105856 |
| Snippet | Exact layout pattern grouping has been utilized in recent years in integrated circuit design for manufacturability (DFM) applications. In this paper, we have... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 1 |
| SubjectTerms | clip shifting Clustering algorithms Conferences exact layout pattern grouping Integrated circuit synthesis Layout Random access memory strategy-oriented |
| Title | Strategy-Oriented Exact Pattern Grouping Approaches for Integrated Circuit Designs |
| URI | https://ieeexplore.ieee.org/document/9972272 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEA61ePCk0opvcvBo2mx2u9k5ltpiL3Xxgb2VPGZhL1tpt6L_3iRdK4IXbyEEAhMy7-8bQm4SJSU4s8W4MIYloCVTSlumEXiGBiHjOgybkLNZNp9D3iK3OywMIobmM-z5Zajl26XZ-FRZ34M8hXQKd0_KdIvValq2Ig796eswfxpI9_Vd2CdErzn9a2xKsBqTw__dd0S6P_A7mu8MyzFpYdUhjw2P7Cd78NTEzlGk4w9lapoHhsyKhiySO0-HDU04rqnzSOn0mxDC0lG5MpuypnehbWPdJS-T8fPonjUDEVjp4oCaDaRQViOPTKyN0UU8sEWsYoFZKrVBZ3EQDNjIA3gSF9lhBjrlUgkohCqcbjsh7WpZ4SmhHCyKREub6jiJCwueRSfVvrgVKdDJGel4eSzetpwXi0YU539vX5ADL3Kv00V0Sdr1aoNXZN-81-V6dR0e6gsQ6JfA |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3NS8MwFA9jCnpS2cRvc_BotzRNm-Y45saGcxaduNvIxyvs0snWif73JlmdCF68hRAIvJD3_fs9hG6Y5FxYsxUQqnXAhOKBlMoECgRJQYNIifLDJvh4nE6nIquh2y0WBgB88xm03NLX8s1Cr12qrO1AnpRbhbsTM0bJBq1VNW2FRLSHr53sOeb289vAj9JWdf7X4BRvN_oH_7vxEDV_AHg425qWI1SDooGeKibZz-DRkRNbVxH3PqQuceY5Mgvs80j2PO5UROGwwtYnxcNvSgiDu_OlXs9LfOcbN1ZN9NLvTbqDoBqJEMxtJFAGMafSKCChjpTWKo9ik0cyopAmXGmwNgeEFiZ0EB5mYztIhUoIl1TkVOZWux2jerEo4ARhIgxQprhJVMSi3AjHo5MoV94KpVDsFDWcPGZvG9aLWSWKs7-3r9HeYPIwmo2G4_tztO_E7zQ8DS9QvVyu4RLt6vdyvlpe-Uf7AiQBmwc |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2022+International+Workshop+on+Advanced+Patterning+Solutions+%28IWAPS%29&rft.atitle=Strategy-Oriented+Exact+Pattern+Grouping+Approaches+for+Integrated+Circuit+Designs&rft.au=Gan%2C+Yuan&rft.au=Ding%2C+Ming&rft.au=Han%2C+Chunying&rft.au=Yan%2C+Changlian&rft.date=2022-10-21&rft.pub=IEEE&rft.spage=1&rft.epage=4&rft_id=info:doi/10.1109%2FIWAPS57146.2022.9972272&rft.externalDocID=9972272 |