A Comparative Analysis at Binary Arithmetic Coders on FPGA System

In FPGAs system, memory is one of the major limiting factor for processing large data. Meanwhile, FPGAs have bounded on-chip memory, therefore it requires efficient usage of resources in order handle system fault like as power constraints, size and on-demand performance. There are several techniques...

Full description

Bibliographic Details

Published in:	2020 International Conference on Industry 4.0 Technology (I4Tech) pp. 136 - 140
Main Authors:	Sadhana, Choudhary, Raga, Sarika
Format:	Conference Proceeding
Language:	English
Published:	IEEE 01.02.2020
Subjects:	Adaptation models Adaptive binary range coder (ABRC) Channel coding Context modeling Context-adaptive binary arithmetic coding (CABAC) Fault Field programmable gate arrays FPGA Image coding Transform coding
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!