High-Speed Adaptive Turbo Decoding Algorithm and Its Implementation

In this paper, we propose an adaptive turbo decoding algorithm for high order modulation scheme combined with originally design for a standard rate-1/2 turbo decoder for B/QPSK modulation. A transformation applied to the incoming I-channel and Q-channel symbols allows the use of an off-the-shelf B/Q...

Full description

Saved in:
Bibliographic Details
Published in:Proceedings of 2006 IEEE Information Theory Workshop (ITW '06) : October 22-26, Chengdu, China pp. 104 - 108
Main Authors: Min Hyuk Kim, Jin-Hee Jeong, Ji-Won Jung
Format: Conference Proceeding
Language:English
Published: IEEE 01.10.2006
Subjects:
Channel coding
Delay
Design engineering
Energy consumption
Field programmable gate arrays
Hardware
Iterative decoding
Modulation coding
Quadrature phase shift keying
Turbo codes
ISBN:9781424400676, 1424400678
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract In this paper, we propose an adaptive turbo decoding algorithm for high order modulation scheme combined with originally design for a standard rate-1/2 turbo decoder for B/QPSK modulation. A transformation applied to the incoming I-channel and Q-channel symbols allows the use of an off-the-shelf B/QPSK turbo decoder without any modifications. .The source of the latency and power consumption reduction is from the combination of the radix-4, dual-path processing, parallel decoding, and early-stop algorithms. We implemented the proposed scheme on a field-programmable gate array (FPGA) and compared its decoding speed with that of a conventional decoder
AbstractList In this paper, we propose an adaptive turbo decoding algorithm for high order modulation scheme combined with originally design for a standard rate-1/2 turbo decoder for B/QPSK modulation. A transformation applied to the incoming I-channel and Q-channel symbols allows the use of an off-the-shelf B/QPSK turbo decoder without any modifications. .The source of the latency and power consumption reduction is from the combination of the radix-4, dual-path processing, parallel decoding, and early-stop algorithms. We implemented the proposed scheme on a field-programmable gate array (FPGA) and compared its decoding speed with that of a conventional decoder
Author Jin-Hee Jeong
Min Hyuk Kim
Ji-Won Jung
Author_xml – sequence: 1
  surname: Min Hyuk Kim
  fullname: Min Hyuk Kim
  organization: Radio Sci. & Eng., Korea Maritime Univ
– sequence: 2
  surname: Jin-Hee Jeong
  fullname: Jin-Hee Jeong
  organization: Radio Sci. & Eng., Korea Maritime Univ
– sequence: 3
  surname: Ji-Won Jung
  fullname: Ji-Won Jung
  organization: Radio Sci. & Eng., Korea Maritime Univ
BookMark eNpVjM1KxDAURiMqqGP3gpu8QGtyk6bNslTHKQy4sOJySJubTqR_tFHw7R3Qjd_mcM7iuyEX4zQiIXecJZwz_VDV75AAYyoRIDKlzkiks5xLkPIUc3H-zzN1RaJ1_WCnCZ3yXF-Tcue7Y_w6I1paWDMH_4W0_lyaiT5iO1k_drTou2nx4ThQM1pahZVWw9zjgGMwwU_jLbl0pl8x-uOGvG2f6nIX71-eq7LYx56zNMRWGq2ByTaztmllmucCHVgp0kYax5sMdSOdBZkCB6EdB1AWUYAF1M5YsSH3v78eEQ_z4gezfB8k5xqUFD_ab02j
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/ITW2.2006.323766
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 9781424400683
1424400686
EndPage 108
ExternalDocumentID 4119264
Genre orig-research
GroupedDBID 6IE
6IF
6IK
6IL
6IN
AAJGR
AARBI
AAWTH
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
IERZE
OCL
RIE
RIL
ID FETCH-LOGICAL-i105t-d4a99204c7ddbc45883ef2d435b4af1b7e9b4fd24521239f1226dee32d2e9fad3
IEDL.DBID RIE
ISBN 9781424400676
1424400678
ISICitedReferencesCount 1
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000243282100023&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Wed Aug 27 02:08:04 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i105t-d4a99204c7ddbc45883ef2d435b4af1b7e9b4fd24521239f1226dee32d2e9fad3
PageCount 5
ParticipantIDs ieee_primary_4119264
PublicationCentury 2000
PublicationDate 2006-Oct.
PublicationDateYYYYMMDD 2006-10-01
PublicationDate_xml – month: 10
  year: 2006
  text: 2006-Oct.
PublicationDecade 2000
PublicationTitle Proceedings of 2006 IEEE Information Theory Workshop (ITW '06) : October 22-26, Chengdu, China
PublicationTitleAbbrev ITW2
PublicationYear 2006
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0000395189
Score 1.372058
Snippet In this paper, we propose an adaptive turbo decoding algorithm for high order modulation scheme combined with originally design for a standard rate-1/2 turbo...
SourceID ieee
SourceType Publisher
StartPage 104
SubjectTerms Channel coding
Delay
Design engineering
Energy consumption
Field programmable gate arrays
Hardware
Iterative decoding
Modulation coding
Quadrature phase shift keying
Turbo codes
Title High-Speed Adaptive Turbo Decoding Algorithm and Its Implementation
URI https://ieeexplore.ieee.org/document/4119264
WOSCitedRecordID wos000243282100023&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEA5t8aAXH61YX-Tg0dhukm42x1ItFqQUrNhbySazWrC7Zbv195uk21XBi7ckTCBMIPNlZr4ZhG4CbcJAUSA9wTjhEGgSKUZJYo0ZREolIvBE4ScxHkezmZzU0G3FhQEAn3wGd27oY_km0xvnKuvwwOKRkNdRXYhwy9Wq_CldZrFCJHfcLf8K70o6lfMqTNmVndH0lW5DEczlhYS_mqt42zI8_N-pjlDrm6SHJ5X5OUY1SE_QwY_6gk00cFkc5HllRXDfqJV72vB0k8cZvrffTrcP9z_esnxRvC-xSg0eFWvsCwYvS05S2kIvw4fp4JGUXRPIwmKlghiupKRdroUxsXZEVAYJNRYWxVwlQSxAxjwxLuJqrZZMAgvADACjhoJMlGGnqJFmKZwhbExP6p6ykAJCHtmPXESl1kwLasWZjtuo6dQxX20LY8xLTZz_vXyB9r3_wmfCXaJGkW_gCu3pz2Kxzq_9bX4B81OcKw
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LTwIxEJ4gmqgXH2B824NHK2xbdrdHghKISEjEyI10266SyC5ZFn-_bV1WTbx4a5s2aaZJ55vHNwNw7Unle4Jo3Aoow0x7EoeCEhwbZaZDIeLAc0ThQTAchpMJH1XgpuTCaK1d8pm-tUMXy1epXFlXWYN5Bo_4bAM2beesgq1VelSa1KCFkK_ZW-4fXhd1KuZloLLJG_3xC_kKRlCbGeL_aq_itEt373_32of6N00PjUoFdAAVnRzC7o8KgzXo2DwO_LQwW1BbiYX93NB4lUUpujOGpz2H2u-vaTbL3-ZIJAr18yVyJYPnBSspqcNz937c6eGibwKeGbSUY8UE56TJZKBUJC0VleqYKAOMIiZiLwo0j1isbMzV6C0eewaCKa0pUUTzWCh6BNUkTfQxIKVaXLaEARXaZ6Ex5ULCpaQyIGY7ldEJ1Kw4pouv0hjTQhKnfy9fwXZv_DiYDvrDhzPYcd4Mlxd3DtU8W-kL2JIf-WyZXbqX_QRMDZ90
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Proceedings+of+2006+IEEE+Information+Theory+Workshop+%28ITW+%2706%29+%3A+October+22-26%2C+Chengdu%2C+China&rft.atitle=High-Speed+Adaptive+Turbo+Decoding+Algorithm+and+Its+Implementation&rft.au=Min+Hyuk+Kim&rft.au=Jin-Hee+Jeong&rft.au=Ji-Won+Jung&rft.date=2006-10-01&rft.pub=IEEE&rft.isbn=9781424400676&rft.spage=104&rft.epage=108&rft_id=info:doi/10.1109%2FITW2.2006.323766&rft.externalDocID=4119264
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424400676/lc.gif&client=summon&freeimage=true
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424400676/mc.gif&client=summon&freeimage=true
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424400676/sc.gif&client=summon&freeimage=true