High performance and low complexity Max-Log-MAP algorithm for FPGA turbo decoder

In this paper, we focus on implementing turbo decoder compliant with 3GPP spec, we adopted sliding window method with forward state metric as an accuracy initialization value and a modified Max-Log-MAP algorithm which modify extrinsic information by a scaling factor R. Then, we can implement the who...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:The 7th International Conference on Advanced Communication Technology, 2005, ICACT 2005 Ročník 2; s. 833 - 838
Hlavní autori: Mao-Hsiu Hsu, Jhin-Fang Huang
Médium: Konferenčný príspevok..
Jazyk:English
Vydavateľské údaje: IEEE 2005
Predmet:
Cost function
Delay
Field programmable gate arrays
Hardware
Iterative algorithms
Iterative decoding
Logic gates
Noise generators
Throughput
Turbo codes
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Abstract In this paper, we focus on implementing turbo decoder compliant with 3GPP spec, we adopted sliding window method with forward state metric as an accuracy initialization value and a modified Max-Log-MAP algorithm which modify extrinsic information by a scaling factor R. Then, we can implement the whole turbo decoder with a single-decoder structure, producing high data throughput with lower logic gates usage. The FPGA design of our proposed structure (SW-modified Max-Log-MAP) results in only 0.1 dB away from the optimal structure (SW-Log-MAP) at BER=10 -4 . It also saves about 29% hardware cost than the optimal structure
AbstractList In this paper, we focus on implementing turbo decoder compliant with 3GPP spec, we adopted sliding window method with forward state metric as an accuracy initialization value and a modified Max-Log-MAP algorithm which modify extrinsic information by a scaling factor R. Then, we can implement the whole turbo decoder with a single-decoder structure, producing high data throughput with lower logic gates usage. The FPGA design of our proposed structure (SW-modified Max-Log-MAP) results in only 0.1 dB away from the optimal structure (SW-Log-MAP) at BER=10 -4 . It also saves about 29% hardware cost than the optimal structure
Author Jhin-Fang Huang
Mao-Hsiu Hsu
Author_xml – sequence: 1
  surname: Mao-Hsiu Hsu
  fullname: Mao-Hsiu Hsu
  organization: Dept. of Electron. Eng., Nat. Taiwan Univ. of Sci. & Technol., Taipei
– sequence: 2
  surname: Jhin-Fang Huang
  fullname: Jhin-Fang Huang
  organization: Dept. of Electron. Eng., Nat. Taiwan Univ. of Sci. & Technol., Taipei
BookMark eNotjbtOwzAUQD3AAIUPQCz-gYRrO496jCLaIqVqhjJX1_ZNaimJIxNE-_dUgulM55xHdjeFiRh7EZAKAfrto67qYyoB8lRmBazFA2t3vj_zmWIX4oiTJY6T40P44TaM80AXv1z5Hi9JE_pkX7Uchz5Ev5xHfjP4pt1WfPmOJnBHNjiKT-y-w-GLnv-5Yp-b92O9S5rD9vZvEi8gXxIUEjRkymJpFACZTksQSuW0tpKM0qgLpKyzDsmZshTCSuM67TQosq5QK_b61_VEdJqjHzFeTyIrpIZC_QLy0EmG
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/ICACT.2005.246081
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EndPage 838
ExternalDocumentID 1462906
Genre orig-research
GroupedDBID 6IE
6IL
CBEJK
RIE
RIL
ID FETCH-LOGICAL-i105t-a1209043ca7b300ebf9201335e8c2eb39a96ae4fcdaedb7711c2bdf9d903ecd63
IEDL.DBID RIE
ISICitedReferencesCount 1
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000230445900160&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Thu Jun 29 18:27:28 EDT 2023
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i105t-a1209043ca7b300ebf9201335e8c2eb39a96ae4fcdaedb7711c2bdf9d903ecd63
PageCount 6
ParticipantIDs ieee_primary_1462906
PublicationCentury 2000
PublicationDate 20050000
PublicationDateYYYYMMDD 2005-01-01
PublicationDate_xml – year: 2005
  text: 20050000
PublicationDecade 2000
PublicationTitle The 7th International Conference on Advanced Communication Technology, 2005, ICACT 2005
PublicationTitleAbbrev ICACT
PublicationYear 2005
Publisher IEEE
Publisher_xml – name: IEEE
Score 1.3438176
Snippet In this paper, we focus on implementing turbo decoder compliant with 3GPP spec, we adopted sliding window method with forward state metric as an accuracy...
SourceID ieee
SourceType Publisher
StartPage 833
SubjectTerms Cost function
Delay
Field programmable gate arrays
Hardware
Iterative algorithms
Iterative decoding
Logic gates
Noise generators
Throughput
Turbo codes
Title High performance and low complexity Max-Log-MAP algorithm for FPGA turbo decoder
URI https://ieeexplore.ieee.org/document/1462906
Volume 2
WOSCitedRecordID wos000230445900160&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3LagIxFA0qXXTVFi19k0WXTZ1HnCRLkdoWVGZhwZ3kcWMF64gdWz-_SUa0i266C4EQuCHc1znnInSvKDcqoZbIjjCEZloSnuiEWBCxNYzbtNKZHbDRiE8mIq-hhz0XBgAC-Awe_TL08k2hN75U1na_2quT11Gdsaziau0alXEk2q-9bm9cVUkSmkVeqfrXwJTgL_on_7vpFLUOxDuc713KGarBsolyj8XAqwPCH7vsHy-Kbxzw4LB1gTQeyi0ZFDMy7OZYLmaFy_nfP7A7gfv5cxc7x6IKbMAz2Nct9NZ_GvdeyG4QApm78Kck0hNcI5pqyVQaRaCscH47TTvAdeKyYSFFJoFabSQYxVgc60QZK4yIUtAmS89RY1ks4QJhw5WKrBAd6QefJ1pK7WI2F6NwoExKdoma3hrTVaV1Md0Z4urv7Wt0HKRMQ0niBjXK9QZu0ZH-Kuef67vwQD94FZSh
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LTwIxEJ4gmuhJDRjf9uDRyr7Ybo-EiBAXsgdMuJE-pmiCLEFQfr7tsgEPXrw1TZom0zTfvL5vAO5llGgZRIaKJtc0ipWgSaACapD7RrPEhBud2ZQNBsloxLMKPGy5MIhYNJ_ho1sWtXydq5VLlTXsr3bq5Huw7yZnlWytslTpe7zRa7faw02eJIhiz2lV_xqZUiBG5_h_d51AfUe9I9kWVE6hgrMaZK4bg8x3Pf7Exv9kmn-ToiMc19aVJn2xpmk-of1WRsR0ktuo_-2D2BOkkz23iIUWmRONjsO-qMNr52nY7tJyFAJ9tw7QkgpHcfWiUAkmQ89DabhF7jBsYqICGw9zwWOBkVFaoJaM-b4KpDZccy9EpePwDKqzfIbnQHQipWc4bwo3-jxQQijrtVkvJcGICcEuoOasMZ5v1C7GpSEu_96-g8PusJ-O097g5QqOCmHTIkFxDdXlYoU3cKC-lu-fi9visX4AZkOX6g
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=The+7th+International+Conference+on+Advanced+Communication+Technology%2C+2005%2C+ICACT+2005&rft.atitle=High+performance+and+low+complexity+Max-Log-MAP+algorithm+for+FPGA+turbo+decoder&rft.au=Mao-Hsiu+Hsu&rft.au=Jhin-Fang+Huang&rft.date=2005-01-01&rft.pub=IEEE&rft.volume=2&rft.spage=833&rft.epage=838&rft_id=info:doi/10.1109%2FICACT.2005.246081&rft.externalDocID=1462906