High performance and low complexity Max-Log-MAP algorithm for FPGA turbo decoder

In this paper, we focus on implementing turbo decoder compliant with 3GPP spec, we adopted sliding window method with forward state metric as an accuracy initialization value and a modified Max-Log-MAP algorithm which modify extrinsic information by a scaling factor R. Then, we can implement the who...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:The 7th International Conference on Advanced Communication Technology, 2005, ICACT 2005 Ročník 2; s. 833 - 838
Hlavní autoři: Mao-Hsiu Hsu, Jhin-Fang Huang
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 2005
Témata:
Cost function
Delay
Field programmable gate arrays
Hardware
Iterative algorithms
Iterative decoding
Logic gates
Noise generators
Throughput
Turbo codes
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:In this paper, we focus on implementing turbo decoder compliant with 3GPP spec, we adopted sliding window method with forward state metric as an accuracy initialization value and a modified Max-Log-MAP algorithm which modify extrinsic information by a scaling factor R. Then, we can implement the whole turbo decoder with a single-decoder structure, producing high data throughput with lower logic gates usage. The FPGA design of our proposed structure (SW-modified Max-Log-MAP) results in only 0.1 dB away from the optimal structure (SW-Log-MAP) at BER=10 -4 . It also saves about 29% hardware cost than the optimal structure
DOI:10.1109/ICACT.2005.246081