Rate analysis for streaming applications with on-chip buffer constraints

While mapping a streaming (such as multimedia or network packet processing) application onto a specified architecture, an important issue is to determine the input stream rates that can be supported by the architecture for any given mapping. This is subject to typical constraints such as on-chip buf...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:ASP-DAC 2004 : proceedings of the ASP-DAC 2004 Asia and South Pacific Design Automation Conference, 2004 : January 27-January 30, 2004, Pacifico Yokohama, Yokohama, Japan s. 131 - 136
Hlavní autori: Maxiaguine, A., Kunzli, S., Samarjit Chakraborty, Thiele, L.
Médium: Konferenčný príspevok..
Jazyk:English
Vydavateľské údaje: IEEE 2004
Predmet:
Buffer storage
Costs
Energy consumption
Feeds
Handheld computers
Mobile handsets
Network-on-a-chip
Streaming media
System-on-a-chip
ISBN:0780381750, 9780780381759
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:While mapping a streaming (such as multimedia or network packet processing) application onto a specified architecture, an important issue is to determine the input stream rates that can be supported by the architecture for any given mapping. This is subject to typical constraints such as on-chip buffers should not overflow, and specified play out buffers (which feed audio or video devices) should not underflow, so that the quality of the audio/video output is maintained. The main difficulty in this problem arises from the high variability in execution times of stream processing algorithms, coupled with the bursty nature of the streams to be processed. We present a mathematical framework for such a rate analysis for streaming applications, and illustrate its feasibility through a detailed case study of a MPEG-2 decoder application. When integrated into a tool for automated design-space exploration, such an analysis can be used for fast performance evaluation of different stream processing architectures.
ISBN:0780381750
9780780381759
DOI:10.1109/ASPDAC.2004.1337553