An adaptive parallel system dedicated to projective image matching

This paper proposes an adaptive and scalable system prototype for projective image matching. This prototype PC board includes a new parallel systolic VLSI-/spl mu/PD (implemented in an FPGA (Xilinx Virtex circuit, XCV300), a DSP and a microcontroller only. The /spl mu/PD circuit is a VLSI dedicated...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Proceedings 2000 International Conference on Image Processing (Cat. No.00CH37101) Ročník 2; s. 507 - 510 vol.2
Hlavní autoři: Pissaloux, E.E., Le Coat, F., Tissot, A., Durbin, F.
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 2000
Témata:
Adaptive systems
Circuits
Computer architecture
Digital signal processing
Dynamic programming
Field programmable gate arrays
Image matching
Microcontrollers
Prototypes
Very large scale integration
ISBN:0780362977, 9780780362970
ISSN:1522-4880
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:This paper proposes an adaptive and scalable system prototype for projective image matching. This prototype PC board includes a new parallel systolic VLSI-/spl mu/PD (implemented in an FPGA (Xilinx Virtex circuit, XCV300), a DSP and a microcontroller only. The /spl mu/PD circuit is a VLSI dedicated to real-time image line/column matching, which uses the modified dynamic programming algorithm. Its internal architecture is adaptive, in function of more or less hard final application temporal constraints. The architecture adaptativity, scalability and software virtualisation of the /spl mu/PD circuit permit one to match images of any size. The processing speed (2000 faster than image matching sequential solution), system volume and system cost have been optimised according to A/sup 3/C circuit/system design methodology (A/sup 3/C-algorithm-architecture adequation under constraints).
ISBN:0780362977
9780780362970
ISSN:1522-4880
DOI:10.1109/ICIP.2000.899467