Automatic data mapping of signal processing applications
This paper presents a technique to map automatically a complete digital signal processing (DSP) application onto a parallel machine with distributed memory. Unlike other applications where coarse or medium grain scheduling techniques can be used, DSP applications integrate several thousand of tasks...
Uloženo v:
| Vydáno v: | Proceedings / IEEE International Conference on Application-Specific Systems, Architectures, and Processors s. 350 - 362 |
|---|---|
| Hlavní autoři: | , , , , , , |
| Médium: | Konferenční příspěvek |
| Jazyk: | angličtina |
| Vydáno: |
IEEE
1997
|
| Témata: | |
| ISBN: | 081867959X, 9780818679599 |
| ISSN: | 2160-0511 |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Abstract | This paper presents a technique to map automatically a complete digital signal processing (DSP) application onto a parallel machine with distributed memory. Unlike other applications where coarse or medium grain scheduling techniques can be used, DSP applications integrate several thousand of tasks and hence necessitate fine grain considerations. Moreover finding an effective mapping imperatively require to take into account both architectural resources constraints and real time constraints. The main contribution of this paper is to show how it is possible to handle and to solve data partitioning, and fine-grain scheduling under the above operational constraints using concurrent constraints logic programming languages (CCLP). Our concurrent resolution technique undertaking linear and nonlinear constraints takes advantage of the special features of signal processing applications and provides a solution equivalent to a manual solution for the representative panoramic analysis (PA) application. |
|---|---|
| AbstractList | This paper presents a technique to map automatically a complete digital signal processing (DSP) application onto a parallel machine with distributed memory. Unlike other applications where coarse or medium grain scheduling techniques can be used, DSP applications integrate several thousand of tasks and hence necessitate fine grain considerations. Moreover finding an effective mapping imperatively require to take into account both architectural resources constraints and real time constraints. The main contribution of this paper is to show how it is possible to handle and to solve data partitioning, and fine-grain scheduling under the above operational constraints using concurrent constraints logic programming languages (CCLP). Our concurrent resolution technique undertaking linear and nonlinear constraints takes advantage of the special features of signal processing applications and provides a solution equivalent to a manual solution for the representative panoramic analysis (PA) application. |
| Author | Irigoin, F. Jeannet, B. Barthou, D. Mattioli, J. Ancourt, C. Guettier, C. Jourdan, J. |
| Author_xml | – sequence: 1 givenname: C. surname: Ancourt fullname: Ancourt, C. organization: Ecole de Mines de Paris, Fontainebleau, France – sequence: 2 givenname: D. surname: Barthou fullname: Barthou, D. – sequence: 3 givenname: C. surname: Guettier fullname: Guettier, C. – sequence: 4 givenname: F. surname: Irigoin fullname: Irigoin, F. – sequence: 5 givenname: B. surname: Jeannet fullname: Jeannet, B. – sequence: 6 givenname: J. surname: Jourdan fullname: Jourdan, J. – sequence: 7 givenname: J. surname: Mattioli fullname: Mattioli, J. |
| BookMark | eNotj01LxDAURQOO4HR0L676B1pfmiYvWZZBHWFAYUZwN7w06RDpF01d-O-tjKsL5x4u3ISt-qH3jN1zyDkH81gdqvecG4O5AqVLuGIJaK4VGmk-V2xdcAUZSM5vWBLjF4BQpcY109X3PHQ0hzp1NFPa0TiG_pwOTRrDuac2Haeh9jH-waVrQ73IQx9v2XVDbfR3_7lhH89Px-0u27-9vG6rfRY4lHNWoHJNU2pCb1GRJCdrB9oYS8IWHhvOFVp0hUCwwrtSLgo6ab11UgkpNuzhshu896dxCh1NP6fLSfELdEJIkg |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/ASAP.1997.606840 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Xplore IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EndPage | 362 |
| ExternalDocumentID | 606840 |
| GroupedDBID | 23M 29I 6IE 6IH 6IK 6IL 6IN AAWTH ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK IPLJI M43 OCL RIE RIL RNS |
| ID | FETCH-LOGICAL-i104t-276dff48a7eb76a5ad5cd0899ba3b2e7f1167b7d2370b3ed455ad7d5bebd56353 |
| IEDL.DBID | RIE |
| ISBN | 081867959X 9780818679599 |
| ISICitedReferencesCount | 6 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=606840&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| ISSN | 2160-0511 |
| IngestDate | Tue Aug 26 18:23:30 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i104t-276dff48a7eb76a5ad5cd0899ba3b2e7f1167b7d2370b3ed455ad7d5bebd56353 |
| PageCount | 13 |
| ParticipantIDs | ieee_primary_606840 |
| PublicationCentury | 1900 |
| PublicationDate | 19970000 |
| PublicationDateYYYYMMDD | 1997-01-01 |
| PublicationDate_xml | – year: 1997 text: 19970000 |
| PublicationDecade | 1990 |
| PublicationTitle | Proceedings / IEEE International Conference on Application-Specific Systems, Architectures, and Processors |
| PublicationTitleAbbrev | ASAP |
| PublicationYear | 1997 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0036487 |
| Score | 1.2609668 |
| Snippet | This paper presents a technique to map automatically a complete digital signal processing (DSP) application onto a parallel machine with distributed memory.... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 350 |
| SubjectTerms | Application software Concurrent computing Digital signal processing Distributed computing Linear programming Military computing Parallel machines Processor scheduling Signal mapping Signal processing |
| Title | Automatic data mapping of signal processing applications |
| URI | https://ieeexplore.ieee.org/document/606840 |
| WOSCitedRecordID | wos606840&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlZ1LS8NAEMcHWzzoRa0V3-zB67ZpstndHItYPEgpqNBb2cdECtqUNvXzu49GK3jxliwhJBs2M7P_md8A3GHCNLeI1JliTZmSjMpSGyoscpkY5_RGZP6TGI_ldFpMtpztUAuDiCH5DHv-MGj5tjIbv1XWd862i0da0BKCx1Kt5qebcRZ64aUD7rXdwSCgHj2srciLBrTTnBeNXJkU_eHzcOIr9kQv3vxXk5VgY0ZH_3q6Y-j-1OqRybcVOoE9XHTgcAczeApyuKmrgGYlPiGUfCgPZXgjVUl8-oZ6J8tYLuAHdxXtLryOHl7uH-m2YwKdu7CqpqngtiyZVAK14CpXNjfWC3taZTpFUXrVRQubZiLRGVqWu0uEzTVqmzvXIzuD9qJa4DmQxK_1LFUpchdxWKZNaQqJ3K3ZhCvGL6Djp2C2jFCMWXz7yz9Hr-AgUl_9zsU1tOvVBm9g33zW8_XqNnzILxwfmbQ |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlZ3fS8MwEMcPnYL6os6Jv-2Dr9m6Nk3axyGOiXMMnLC3kTRXGcx1zM6_31y66gRffGtDKW1Kenf53n0O4A59roVBZNYUa8ZVzFmc6ZRJgyL2U-v0lsj8vhwM4vE4Ga45264WBhFd8hk26dBp-SZPV7RV1rLOto1HtmGHGmeti7Wq324ouOuGF7QFqbvttoM9Eq4tiZIKtVOdJ5Vg6SetzktnSDV7slne_lebFWdluof_er4jaPxU63nDbzt0DFs4r8PBBmjwBOLOqsgdnNWjlFDvXRGW4c3LM48SONTMW5QFAzS4qWk34LX7MLrvsXXPBDa1gVXBAilMlvFYSdRSqEiZKDUk7WkV6gBlRrqLliYIpa9DNDyyl0gTadQmss5HeAq1eT7HM_B8Wu1hoAIUNuYwXKdZmsQo7Kr1heLiHOo0BZNFicWYlG9_8efoLez1Rs_9Sf9x8HQJ-yUDlvYxrqBWLFd4DbvpZzH9WN64j_oFVD-c_Q |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=proceeding&rft.title=Proceedings+%2F+IEEE+International+Conference+on+Application-Specific+Systems%2C+Architectures%2C+and+Processors&rft.atitle=Automatic+data+mapping+of+signal+processing+applications&rft.au=Ancourt%2C+C.&rft.au=Barthou%2C+D.&rft.au=Guettier%2C+C.&rft.au=Irigoin%2C+F.&rft.date=1997-01-01&rft.pub=IEEE&rft.isbn=081867959X&rft.issn=2160-0511&rft.spage=350&rft.epage=362&rft_id=info:doi/10.1109%2FASAP.1997.606840&rft.externalDocID=606840 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2160-0511&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2160-0511&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2160-0511&client=summon |

