Field programmable gate array (FPGA) implementation of novel complex PN-code-generator- based data scrambler and descrambler

A novel technique for the generation of complex and lengthy code sequences using low- length linear feedback shift registers (LFSRs) for data scrambling and descrambling is proposed. The scheme has been implemented using VHSIC hardware description language (VHDL) approach which allows the reconfigur...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Maejo international journal of science and technology Ročník 4; číslo 1; s. 125 - 135
Hlavní autor: Shabir A. Parah
Médium: Journal Article
Jazyk:angličtina
Vydáno: Maejo University 01.01.2010
Témata:
complex code generator
descrambler
FPGA
scrambler
VHDL
ISSN:1905-7873, 1905-7873
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:A novel technique for the generation of complex and lengthy code sequences using low- length linear feedback shift registers (LFSRs) for data scrambling and descrambling is proposed. The scheme has been implemented using VHSIC hardware description language (VHDL) approach which allows the reconfigurability of the proposed system such that the length of the generated sequences can be changed as per the security requirements. In the present design consideration the power consumption and chip area requirements are small and the operating speed is high compared to conventional discrete I.C. design, which is a pre-requisite for any system designer. The design has been synthesised on device EP2S15F484C3 of Straitx II FPGA family, using Quarts Altera version 8.1. The simulation results have been found satisfactory and are in conformity with the theoretical observations.
ISSN:1905-7873
1905-7873