Design and VLSI Implementation of Multilayered Neural Network Architecture Using Parallel Processing and Pipelining Algorithm for Image Compression

In this paper, an optimized high speed parallel processing architecture with pipelining for multilayer neural network for image compression and decompression is implemented on FPGA (Field-Programmable Gate Array). The multilayered feed forward neural network architecture is trained using 20 sets of...

Celý popis

Podrobná bibliografie

Vydáno v:	I-Manager's Journal on Software Engineering Ročník 8; číslo 3; s. 13 - 25
Hlavní autoři:	Mohan, Murali, ., Sathyanarayana
Médium:	Journal Article
Jazyk:	angličtina
Vydáno:	Nagercoil iManager Publications 01.01.2014
Témata:	Algorithms Architecture Architecture (computers) Computer simulation Data compression Field programmable gate arrays High speed machining Image compression Image processing systems Neural networks Parallel processing Programming
ISSN:	0973-5151, 2230-7168
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!