A graph placement methodology for fast chip design

Chip floorplanning is the engineering task of designing the physical layout of a computer chip. Despite five decades of research 1 , chip floorplanning has defied automation, requiring months of intense effort by physical design engineers to produce manufacturable layouts. Here we present a deep rei...

Full description

Saved in:

Bibliographic Details
Published in:	Nature (London) Vol. 594; no. 7862; pp. 207 - 212
Main Authors:	Mirhoseini, Azalia, Goldie, Anna, Yazgan, Mustafa, Jiang, Joe Wenjie, Songhori, Ebrahim, Wang, Shen, Lee, Young-Joon, Johnson, Eric, Pathak, Omkar, Nova, Azade, Pak, Jiwoo, Tong, Andy, Srinivasa, Kavya, Hang, William, Tuncer, Emre, Le, Quoc V., Laudon, James, Ho, Richard, Carpenter, Roger, Dean, Jeff
Format:	Journal Article
Language:	English
Published:	London Nature Publishing Group UK 10.06.2021 Nature Publishing Group
Subjects:	639/166/987 639/705/1042 Accelerators Agents (artificial intelligence) Artificial intelligence Artificial neural networks Automation Computer architecture Design Design and construction Design for manufacturability Floorplans Graph theory Humanities and Social Sciences Integrated circuits Layouts Learning Machine learning multidisciplinary Neural networks Power consumption Reinforcement Science Science (multidisciplinary) Semiconductor chips United States
ISSN:	0028-0836, 1476-4687, 1476-4687
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!