Migration in Hardware Transactional Memory on Asymmetric Multiprocessor
In this paper, a system is presented which implements transactions migration to an asymmetric multiprocessor in order to decrease the probability of conflicts and improve execution performance. Applications parallelization makes programming and testing much more difficult, so the goal is to avoid pu...
Saved in:
| Published in: | IEEE access Vol. 9; pp. 69346 - 69364 |
|---|---|
| Main Authors: | , |
| Format: | Journal Article |
| Language: | English |
| Published: |
Piscataway
IEEE
2021
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subjects: | |
| ISSN: | 2169-3536, 2169-3536 |
| Online Access: | Get full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Abstract | In this paper, a system is presented which implements transactions migration to an asymmetric multiprocessor in order to decrease the probability of conflicts and improve execution performance. Applications parallelization makes programming and testing much more difficult, so the goal is to avoid putting additional burden on a programmer. Therefore, the proposed solution should be fully implemented in hardware. In the asymmetric multiprocessor that is analyzed, all cores have the same instruction set, but they are asymmetric in terms of microarchitectural properties, so that N −1 "small" cores are identical, while the <inline-formula> <tex-math notation="LaTeX">\text{N}^{\mathrm {th}} </tex-math></inline-formula> "big" core is different, as it provides better performance and higher capacities of its units. The idea is to perform transaction migration from the "small" core to the "big" one, based on the history of transaction execution. The experiments were performed using a significantly upgraded Gem5 simulator and eight parallel applications from the STAMP benchmark suite. The experimental results show the speedup and the rate of successfully executed transactions for five different multiprocessor configurations, including symmetric and asymmetric multiprocessors with or without transaction migration. The improvement our algorithm achieves for suitable applications is up to 14% (10% on average) in turnaround time compared to the solutions which do not make use of asymmetry for scheduling transactions. |
|---|---|
| AbstractList | In this paper, a system is presented which implements transactions migration to an asymmetric multiprocessor in order to decrease the probability of conflicts and improve execution performance. Applications parallelization makes programming and testing much more difficult, so the goal is to avoid putting additional burden on a programmer. Therefore, the proposed solution should be fully implemented in hardware. In the asymmetric multiprocessor that is analyzed, all cores have the same instruction set, but they are asymmetric in terms of microarchitectural properties, so that N −1 “small” cores are identical, while the [Formula Omitted] “big” core is different, as it provides better performance and higher capacities of its units. The idea is to perform transaction migration from the “small” core to the “big” one, based on the history of transaction execution. The experiments were performed using a significantly upgraded Gem5 simulator and eight parallel applications from the STAMP benchmark suite. The experimental results show the speedup and the rate of successfully executed transactions for five different multiprocessor configurations, including symmetric and asymmetric multiprocessors with or without transaction migration. The improvement our algorithm achieves for suitable applications is up to 14% (10% on average) in turnaround time compared to the solutions which do not make use of asymmetry for scheduling transactions. In this paper, a system is presented which implements transactions migration to an asymmetric multiprocessor in order to decrease the probability of conflicts and improve execution performance. Applications parallelization makes programming and testing much more difficult, so the goal is to avoid putting additional burden on a programmer. Therefore, the proposed solution should be fully implemented in hardware. In the asymmetric multiprocessor that is analyzed, all cores have the same instruction set, but they are asymmetric in terms of microarchitectural properties, so that N −1 "small" cores are identical, while the <tex-math notation="LaTeX">$\text{N}^{\mathrm {th}}$ </tex-math> "big" core is different, as it provides better performance and higher capacities of its units. The idea is to perform transaction migration from the "small" core to the "big" one, based on the history of transaction execution. The experiments were performed using a significantly upgraded Gem5 simulator and eight parallel applications from the STAMP benchmark suite. The experimental results show the speedup and the rate of successfully executed transactions for five different multiprocessor configurations, including symmetric and asymmetric multiprocessors with or without transaction migration. The improvement our algorithm achieves for suitable applications is up to 14% (10% on average) in turnaround time compared to the solutions which do not make use of asymmetry for scheduling transactions. In this paper, a system is presented which implements transactions migration to an asymmetric multiprocessor in order to decrease the probability of conflicts and improve execution performance. Applications parallelization makes programming and testing much more difficult, so the goal is to avoid putting additional burden on a programmer. Therefore, the proposed solution should be fully implemented in hardware. In the asymmetric multiprocessor that is analyzed, all cores have the same instruction set, but they are asymmetric in terms of microarchitectural properties, so that N −1 "small" cores are identical, while the <inline-formula> <tex-math notation="LaTeX">\text{N}^{\mathrm {th}} </tex-math></inline-formula> "big" core is different, as it provides better performance and higher capacities of its units. The idea is to perform transaction migration from the "small" core to the "big" one, based on the history of transaction execution. The experiments were performed using a significantly upgraded Gem5 simulator and eight parallel applications from the STAMP benchmark suite. The experimental results show the speedup and the rate of successfully executed transactions for five different multiprocessor configurations, including symmetric and asymmetric multiprocessors with or without transaction migration. The improvement our algorithm achieves for suitable applications is up to 14% (10% on average) in turnaround time compared to the solutions which do not make use of asymmetry for scheduling transactions. |
| Author | Sustran, Zivojin Protic, Jelica |
| Author_xml | – sequence: 1 givenname: Zivojin orcidid: 0000-0003-3549-7056 surname: Sustran fullname: Sustran, Zivojin email: zika@etf.bg.ac.rs organization: School of Electrical Engineering, University of Belgrade, Belgrade, Serbia – sequence: 2 givenname: Jelica orcidid: 0000-0002-2171-477X surname: Protic fullname: Protic, Jelica organization: School of Electrical Engineering, University of Belgrade, Belgrade, Serbia |
| BookMark | eNqFUU1LAzEUDKJg1f4CLwuet26-k2NZtBVaPFjPIZvNSsrupiZbpP_e1C1FvPgueQwz897L3IDL3vcWgHtYzCAs5OO8LJ_e3maoQHCGC84plhdggiCTOaaYXf7qr8E0xm2RSiSI8glYrN1H0IPzfeb6bKlD_aWDzTZB91GbI67bbG07Hw5Z4szjoevsEJzJ1vt2cLvgjY3Rhztw1eg22unpvQXvz0-bcpmvXhcv5XyVG8LFkEtTcYiRMTAtymumhakqaCvBDMcC1dLQhtQN50TKhheyZhBLRpjUhjFBOb4FL6Nv7fVW7YLrdDgor536AXz4UDoMzrRWYc4hwQUhDRLEcFLRChJhcbKjRNM6eT2MXumKz72Ng9r6fUgHR4UoYpIJLFhi4ZFlgo8x2OY8FRbqGIAaA1DHANQpgKSSf1TGDT__PATt2n-096PWWWvP0yRBiEuIvwHvA5P5 |
| CODEN | IAECCG |
| CitedBy_id | crossref_primary_10_1016_j_compeleceng_2024_109369 crossref_primary_10_3390_electronics12173568 |
| Cites_doi | 10.1016/bs.adcom.2014.11.001 10.1145/1378533.1378564 10.1109/ISCA.2012.6237019 10.1109/MC.2005.379 10.1145/1168857.1168903 10.1007/978-3-319-14720-8_6 10.1109/MICRO.2003.1253185 10.1109/HPCA.2007.346204 10.1109/MM.2005.35 10.1145/2024716.2024718 10.1145/1654059.1654085 10.1109/HPCA.2005.41 10.1016/j.parco.2015.10.001 10.1145/1294261.1294271 10.1145/1508244.1508274 10.1145/173682.165164 10.1145/2150976.2151001 10.1109/IISWC.2008.4636089 10.1109/40.491460 10.1109/ISCA.2005.54 10.1145/800015.808204 10.1109/IPDPS.2012.32 10.1145/2751205.2751235 10.1109/MC.2008.209 10.1109/TC.2018.2796077 10.1016/j.jpdc.2016.12.011 10.1109/TPDS.2020.3045279 10.1145/1128022.1128029 10.1109/HPCA.2006.1598134 10.1109/TPDS.2020.3031911 10.1145/2485922.2485936 10.1145/1168857.1168901 10.1109/LCA.2014.2357805 10.1145/2856125 10.1145/1815961.1816020 10.1109/MM.2002.997876 10.1145/2755573.2755612 10.1109/TC.2018.2836418 10.1145/2755573.2755578 10.1145/2611462.2611482 10.1145/362686.362692 10.1109/L-CA.2006.6 10.1109/ISCA.2006.13 10.1007/978-3-642-11515-8_5 10.1109/HPCA.2011.5749718 10.1145/2854038.2854047 10.1109/ISCA.2016.14 10.1109/ISCA.2005.51 |
| ContentType | Journal Article |
| Copyright | Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2021 |
| Copyright_xml | – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2021 |
| DBID | 97E ESBDL RIA RIE AAYXX CITATION 7SC 7SP 7SR 8BQ 8FD JG9 JQ2 L7M L~C L~D DOA |
| DOI | 10.1109/ACCESS.2021.3077539 |
| DatabaseName | IEEE All-Society Periodicals Package (ASPP) 2005–Present IEEE Xplore Open Access Journals IEEE All-Society Periodicals Package (ASPP) 1998–Present IEEE Electronic Library (IEL) CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Engineered Materials Abstracts METADEX Technology Research Database Materials Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional DOAJ Directory of Open Access Journals |
| DatabaseTitle | CrossRef Materials Research Database Engineered Materials Abstracts Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Advanced Technologies Database with Aerospace METADEX Computer and Information Systems Abstracts Professional |
| DatabaseTitleList | Materials Research Database |
| Database_xml | – sequence: 1 dbid: DOA name: DOAJ Directory of Open Access Journals url: https://www.doaj.org/ sourceTypes: Open Website – sequence: 2 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISSN | 2169-3536 |
| EndPage | 69364 |
| ExternalDocumentID | oai_doaj_org_article_377143044f284c74b5b148e364654a5d 10_1109_ACCESS_2021_3077539 9422791 |
| Genre | orig-research |
| GrantInformation_xml | – fundername: Serbian Ministry of Education, Science and Technological Development grantid: III44006(RZ62109) |
| GroupedDBID | 0R~ 4.4 5VS 6IK 97E AAJGR ABAZT ABVLG ACGFS ADBBV AGSQL ALMA_UNASSIGNED_HOLDINGS BCNDV BEFXN BFFAM BGNUA BKEBE BPEOZ EBS EJD ESBDL GROUPED_DOAJ IPLJI JAVBF KQ8 M43 M~E O9- OCL OK1 RIA RIE RNS AAYXX CITATION 7SC 7SP 7SR 8BQ 8FD JG9 JQ2 L7M L~C L~D |
| ID | FETCH-LOGICAL-c478t-9cb7132cc10777d6a8cbb1eb86c7382d9c5f4df77499f709d61396469ac668573 |
| IEDL.DBID | DOA |
| ISICitedReferencesCount | 3 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000650452700001&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| ISSN | 2169-3536 |
| IngestDate | Fri Oct 03 12:39:46 EDT 2025 Sun Nov 30 04:05:01 EST 2025 Sat Nov 29 06:12:14 EST 2025 Tue Nov 18 19:52:49 EST 2025 Wed Aug 27 02:29:14 EDT 2025 |
| IsDoiOpenAccess | true |
| IsOpenAccess | true |
| IsPeerReviewed | true |
| IsScholarly | true |
| Language | English |
| License | https://creativecommons.org/licenses/by/4.0/legalcode |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-c478t-9cb7132cc10777d6a8cbb1eb86c7382d9c5f4df77499f709d61396469ac668573 |
| Notes | ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14 |
| ORCID | 0000-0002-2171-477X 0000-0003-3549-7056 |
| OpenAccessLink | https://doaj.org/article/377143044f284c74b5b148e364654a5d |
| PQID | 2526968386 |
| PQPubID | 4845423 |
| PageCount | 19 |
| ParticipantIDs | crossref_primary_10_1109_ACCESS_2021_3077539 doaj_primary_oai_doaj_org_article_377143044f284c74b5b148e364654a5d proquest_journals_2526968386 crossref_citationtrail_10_1109_ACCESS_2021_3077539 ieee_primary_9422791 |
| PublicationCentury | 2000 |
| PublicationDate | 20210000 2021-00-00 20210101 2021-01-01 |
| PublicationDateYYYYMMDD | 2021-01-01 |
| PublicationDate_xml | – year: 2021 text: 20210000 |
| PublicationDecade | 2020 |
| PublicationPlace | Piscataway |
| PublicationPlace_xml | – name: Piscataway |
| PublicationTitle | IEEE access |
| PublicationTitleAbbrev | Access |
| PublicationYear | 2021 |
| Publisher | IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher_xml | – name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| References | ref57 ref13 ref56 ref12 ref59 ref15 ref58 ref14 ref53 ref52 ref11 ref10 ref16 ref19 ref18 chung (ref34) 2013 ref51 ref50 kalla (ref40) 2003 ref46 ref45 ref48 blundell (ref30) 2006 ref42 ref41 ref49 ref8 ref7 ref9 ref4 ref3 ref6 ref5 ahmed (ref38) 2002 ref35 ref37 ref36 gochman (ref44) 2003; 7 ref32 ref2 ref1 ref39 (ref31) 2018 greenhalgh (ref33) 2011 vurdelja (ref55) 2020 chen (ref17) 2020; 153 sustran (ref54) 2015; 96 ref24 ref23 ref26 ref25 ref20 ref22 ref21 ref28 ref27 (ref43) 1993; 1 ref29 (ref47) 2016 |
| References_xml | – volume: 96 start-page: 187 year: 2015 ident: ref54 article-title: Dual data cache systems publication-title: Advances in Computers doi: 10.1016/bs.adcom.2014.11.001 – ident: ref14 doi: 10.1145/1378533.1378564 – ident: ref12 doi: 10.1109/ISCA.2012.6237019 – ident: ref50 doi: 10.1109/MC.2005.379 – ident: ref28 doi: 10.1145/1168857.1168903 – ident: ref52 doi: 10.1007/978-3-319-14720-8_6 – ident: ref32 doi: 10.1109/MICRO.2003.1253185 – ident: ref24 doi: 10.1109/HPCA.2007.346204 – ident: ref37 doi: 10.1109/MM.2005.35 – start-page: 1 year: 2020 ident: ref55 article-title: Survey of machine learning application in transactional memory publication-title: Proceedings of Telecommunications Forum (TELFOR) – ident: ref41 doi: 10.1145/2024716.2024718 – ident: ref6 doi: 10.1145/1654059.1654085 – year: 2011 ident: ref33 – ident: ref26 doi: 10.1109/HPCA.2005.41 – ident: ref48 doi: 10.1016/j.parco.2015.10.001 – ident: ref19 doi: 10.1145/1294261.1294271 – ident: ref2 doi: 10.1145/1508244.1508274 – ident: ref3 doi: 10.1145/173682.165164 – year: 2003 ident: ref40 article-title: Simultaneous multi-threading implementation in POWER5 publication-title: Proc Conf Rec Hot Chips Symp – ident: ref4 doi: 10.1145/2150976.2151001 – volume: 7 start-page: 1 year: 2003 ident: ref44 article-title: The Intel Pentium M processor: Microarchitecture and performance publication-title: Intel Technol J – volume: 1 year: 1993 ident: ref43 article-title: Pentium processor data book publication-title: Pentium Processor User's Manual – year: 2006 ident: ref30 publication-title: Unrestricted Transactional Memory Supporting I/O and System Calls Within Transactions – start-page: 385 year: 2016 ident: ref47 publication-title: Programming With Intel Transactional Synchronization Extensions Intel 64 and IA-32 Architectures Optimization Reference Manual – ident: ref46 doi: 10.1109/IISWC.2008.4636089 – ident: ref36 doi: 10.1109/40.491460 – ident: ref23 doi: 10.1109/ISCA.2005.54 – start-page: 1 year: 2002 ident: ref38 article-title: AMD opteron shared memory MP systems publication-title: Proc 14th HotChips Symp – ident: ref45 doi: 10.1145/800015.808204 – ident: ref58 doi: 10.1109/IPDPS.2012.32 – ident: ref57 doi: 10.1145/2751205.2751235 – ident: ref49 doi: 10.1109/MC.2008.209 – ident: ref11 doi: 10.1109/TC.2018.2796077 – ident: ref9 doi: 10.1016/j.jpdc.2016.12.011 – volume: 153 start-page: 1 year: 2020 ident: ref17 article-title: HATS: Hardware-assisted transaction scheduler publication-title: Proc Leibniz Int Informat (LIPIcs) – ident: ref7 doi: 10.1109/TPDS.2020.3045279 – ident: ref35 doi: 10.1145/1128022.1128029 – ident: ref29 doi: 10.1109/HPCA.2006.1598134 – ident: ref56 doi: 10.1109/TPDS.2020.3031911 – ident: ref5 doi: 10.1145/2485922.2485936 – ident: ref27 doi: 10.1145/1168857.1168901 – ident: ref13 doi: 10.1109/LCA.2014.2357805 – ident: ref1 doi: 10.1145/2856125 – ident: ref53 doi: 10.1145/1815961.1816020 – start-page: 385 year: 2018 ident: ref31 publication-title: 64 and IA-32 Architectures Software Developer's Manual – ident: ref39 doi: 10.1109/MM.2002.997876 – ident: ref16 doi: 10.1145/2755573.2755612 – ident: ref10 doi: 10.1109/TC.2018.2836418 – ident: ref15 doi: 10.1145/2755573.2755578 – ident: ref18 doi: 10.1145/2611462.2611482 – year: 2013 ident: ref34 publication-title: Heterogeneous Multi-Processing Solution of Exynos 5 Octa with ARM big LITTLE Technology (pdf) – ident: ref25 doi: 10.1145/362686.362692 – ident: ref51 doi: 10.1109/L-CA.2006.6 – ident: ref22 doi: 10.1109/ISCA.2006.13 – ident: ref20 doi: 10.1007/978-3-642-11515-8_5 – ident: ref21 doi: 10.1109/HPCA.2011.5749718 – ident: ref8 doi: 10.1145/2854038.2854047 – ident: ref59 doi: 10.1109/ISCA.2016.14 – ident: ref42 doi: 10.1109/ISCA.2005.51 |
| SSID | ssj0000816957 |
| Score | 2.2198346 |
| Snippet | In this paper, a system is presented which implements transactions migration to an asymmetric multiprocessor in order to decrease the probability of conflicts... |
| SourceID | doaj proquest crossref ieee |
| SourceType | Open Website Aggregation Database Enrichment Source Index Database Publisher |
| StartPage | 69346 |
| SubjectTerms | Algorithms asymmetric multiprocessor Asymmetry Hardware hardware transactional memory Instruction sets multicore architectures Multicore processing Multiprocessing Parallel processing Power demand Scheduling Shared memory algorithms Synchronization thread migration |
| SummonAdditionalLinks | – databaseName: IEEE Electronic Library (IEL) dbid: RIE link: http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3JTsMwELUAcYADW0GUTTlwbNo0i5djqSgcAHEoUm9W4gVVomnVBcTfM-OYgARC4hZFtmX7xZkZ2_MeIZeJ0BbCZBNaK_IQUyFDAcsoFIqnOooseLxOteSOPTzw0Ug8rpFWnQtjjHGXz0wbH91Zvp6qFW6VdUSKfHcQ66wzxqpcrXo_BQUkRMY8sVA3Ep1evw9jgBAw7rYTZHpDQfBvxsdx9HtRlR9_YmdeBrv_69ge2fFuZNCrcN8na6Y8INvfyAUb5OZ-_FzBG4zLAE_o3_K5CYZfAuHQwD1etH0PoExv8T6ZoLyWClxS7qzKIJjOD8nT4HrYvw29bEKoUsaXMM0FRJ6xUhDZMaZpzlVRdE3BqWIJj7VQmU21Bb9PCMsiocGiCwphcq4o5RlLjshGOS3NMQk4TQy3lLJUgymPwFlRGZ6zFqJINM90k8Sf8ymV5xRHaYsX6WKLSMgKBIkgSA9Ck7TqSrOKUuPv4lcIVF0U-bDdC0BA-uUlE4Y67lGaWjC3iqVFVkCcZxKKdHE5drSBqNWNeMCa5OwTdunX7kLGKLpOYZT05Pdap2QLO1htxJyRjeV8Zc7JpnpdjhfzC_dZfgBDbN5F priority: 102 providerName: IEEE |
| Title | Migration in Hardware Transactional Memory on Asymmetric Multiprocessor |
| URI | https://ieeexplore.ieee.org/document/9422791 https://www.proquest.com/docview/2526968386 https://doaj.org/article/377143044f284c74b5b148e364654a5d |
| Volume | 9 |
| WOSCitedRecordID | wos000650452700001&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| journalDatabaseRights | – providerCode: PRVAON databaseName: DOAJ Directory of Open Access Journals customDbUrl: eissn: 2169-3536 dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0000816957 issn: 2169-3536 databaseCode: DOA dateStart: 20130101 isFulltext: true titleUrlDefault: https://www.doaj.org/ providerName: Directory of Open Access Journals – providerCode: PRVHPJ databaseName: ROAD: Directory of Open Access Scholarly Resources customDbUrl: eissn: 2169-3536 dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0000816957 issn: 2169-3536 databaseCode: M~E dateStart: 20130101 isFulltext: true titleUrlDefault: https://road.issn.org providerName: ISSN International Centre |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwrV07T8MwELYQYoABAQURKFUGRkLz9GMsVQsDrRiK1M1K7BhVog-lBdSF386dk5ZISLCwZIgcJz6f7xH7vo-Q60hoA2ly7hkjUg9LIT0By8gTisfa9w1EvJa15JENh3w8Fk81qi88E1bCA5eCa0cMGbr9ODZgSBWLsySDCD6PKAKBpYlG6wtRTy2ZsjaYB1QkrIIZCnzR7nS7MCJICMPgNkLcN6QHr7kii9hfUaz8sMvW2fSPyGEVJbqd8uuOyU4-OyEHNezABrkfTF7K2XMnMxc34D_SIndH3_zf0MEAz9GuXWjTWa6nU2TPUq6tuV2UBQLz4pQ893uj7oNXsSJ4KmZ8BVLMILEMlYLEjTFNU66yLMgzThWLeKiFSkysDYR1QhjmCw0OW4C0RKoo5QmLzsjubD7Lz4nLaZRzQymLNXhqH2IRleA2aiaySPNEOyTcCEiqCjIcmStepU0dfCFLqUqUqqyk6pCb7UOLEjHj9-Z3KPltU4S7tjdACWSlBPIvJXBIA-dt24mIERgxcEhzM4-yWppLGSKnOoVR0ov_ePUl2cfhlH9lmmR3VbzlV2RPva8my6JltRKug89ey9YWfgGTFOGQ |
| linkProvider | Directory of Open Access Journals |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LT9wwEB4hqFQ4QFtALI82hx4JZBPHj-OyglJ1d9XDInGzEj-qlcou2l1A_HtmHBOQqCpxiyLbsv3FmRnb830A3wtlPYbJLvVeVSmlQqYKl1GqjGQ2yzx6vEG1ZCBGI3l9rX6vwHGbC-OcC5fP3Ak9hrN8OzN3tFV2qhjx3WGss1YylnebbK12R4UkJFQpIrVQN1OnvX4fR4FBYN49KYjrjSTBX5mfwNIfZVXe_IuDgbnYel_XPsFmdCSTXoP8Z1hx0y-w8YpecBt-DCd_GoCTyTShM_qHau6S8YtEODYwpKu2jwmW6S0eb25IYMskIS33tskhmM134OrifNy_TKNwQmqYkEuc6Bpjz9wYjO2EsLySpq67rpbciELmVpnSM-vR81PKi0xZtOmKY6BcGc5lKYpdWJ3Opm4PEskLJz3nglk05hm6K6akk9Za1YWVpe1A_jyf2kRWcRK3-KtDdJEp3YCgCQQdQejAcVvptiHV-H_xMwKqLUqM2OEFIqDjAtOFICX3jDGPBtcIVpc1Rnqu4EQYV1FHtwm1tpEIWAcOn2HXcfUudE6y6xxHyff_XesbfLwcDwd68HP06wDWqbPNtswhrC7nd-4IPpj75WQx_xo-0Sf64OGM |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Migration+in+Hardware+Transactional+Memory+on+Asymmetric+Multiprocessor&rft.jtitle=IEEE+access&rft.au=Sustran%2C+Zivojin&rft.au=Protic%2C+Jelica&rft.date=2021&rft.pub=IEEE&rft.eissn=2169-3536&rft.volume=9&rft.spage=69346&rft.epage=69364&rft_id=info:doi/10.1109%2FACCESS.2021.3077539&rft.externalDocID=9422791 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2169-3536&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2169-3536&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2169-3536&client=summon |