LDAVPM: A Latch Design and Algorithm-Based Verification Protected Against Multiple-Node-Upsets in Harsh Radiation Environments

In deep nano-scale and high-integration CMOS technologies, storage circuits have become increasingly sensitive to charge-sharing-induced multiple-node-upsets (MNUs) that include double, triple, and quadruple node-upsets. Currently, verifications for error recovery of existing latches highly rely on...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on computer-aided design of integrated circuits and systems Vol. 42; no. 6; pp. 2069 - 2073
Main Authors:	Yan, Aibin, Li, Zhixing, Cui, Jie, Huang, Zhengfeng, Ni, Tianming, Girard, Patrick, Wen, Xiaoqing
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.06.2023 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	Algorithm-based verification Algorithms Electronic design automation Engineering Sciences Error recovery fault tolerance Feedback loop Feedback loops Feeds Integrated circuits Inverters latch design Latches Micro and nanotechnologies Microelectronics Muller C-element (MCE) multiple-node-upset (MNU) Nodes Recovery Switching circuits Transistors Verification Fault tolerance Algorithm-based verification Multiple-node-upset Muller C-element Latch design
ISSN:	0278-0070, 1937-4151
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!