High Throughput/Gate AES Hardware Architectures Based on Datapath Compression

This article proposes highly efficient Advanced Encryption Standard (AES) hardware architectures that support encryption and both encryption and decryption. New operation-reordering and register-retiming techniques presented in this article allow us to unify the inversion circuits in SubBytes and In...

Celý popis

Uloženo v:

Podrobná bibliografie
Vydáno v:	IEEE transactions on computers Ročník 69; číslo 4; s. 534 - 548
Hlavní autoři:	Ueno, Rei, Homma, Naofumi, Morioka, Sumio, Miura, Noriyuki, Matsuda, Kohei, Nagata, Makoto, Bhasin, Shivam, Mathieu, Yves, Graba, Tarik, Danger, Jean-Luc
Médium:	Journal Article
Jazyk:	angličtina
Vydáno:	New York IEEE 01.04.2020 The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Institute of Electrical and Electronics Engineers
Témata:	AES Algorithms Computer architecture Computer Arithmetic Computer Science Critical path Cryptography and Security Data paths Delay Delays Digital Libraries Electronics Encryption Energy consumption Engineering Sciences Hardware Hardware Architecture hardware architectures Logic gates Logic synthesis Modeling and Simulation Optimization Optimization techniques Poles and towers Power consumption round-based encryption architecture unified encryption/decryption architecture
ISSN:	0018-9340, 1557-9956
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

Buďte první, kdo okomentuje tento záznam!