Cluster-based approach for improving graphics processing unit performance by inter streaming multiprocessors locality

Owing to a new platform for high performance and general-purpose computing, graphics processing unit (GPU) is one of the most promising candidates for faster improvement in peak processing speed, low latency and high performance. As GPUs employ multithreading to hide latency, there is a small privat...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Chronic diseases and translational medicine Ročník 9; číslo 5; s. 275 - 282
Hlavní autoři: Keshtegar, Mohammad Mahdi, Falahati, Hajar, Hessabi, Shaahin
Médium: Journal Article
Jazyk:angličtina
Vydáno: Beijing The Institution of Engineering and Technology 01.09.2015
John Wiley & Sons, Inc
Témata:
ISSN:1751-8601, 1751-861X, 2095-882X, 1751-861X, 2589-0514
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:Owing to a new platform for high performance and general-purpose computing, graphics processing unit (GPU) is one of the most promising candidates for faster improvement in peak processing speed, low latency and high performance. As GPUs employ multithreading to hide latency, there is a small private data cache in each single instruction multiple thread (SIMT) core. Hence, these cores communicate in many applications through the global memory. Access to this public memory takes long time and consumes large amount of power. Moreover, the memory bandwidth is limited which is quite challenging in parallel processing. The missed memory requests in last level cache that are followed by accesses to the slow off-chip memory harm power and performance significantly. In this research, the authors introduce a light overhead mechanism to reduce off-chip memory requests which are triggering by miss events in on-chip caches. The authors propose a cluster-based architecture to capture the similarity of memory requests between SIMT cores and provide data for missed requests by adjacent cores. Simulation results reveal that the proposed architecture enhances the geometric mean of instructions per cycle by 6.3% for evaluated benchmarks, whereas the maximum gain is 22%. Furthermore, the geometric mean of total energy consumption overhead is 4.8% for evaluated applications.
Bibliografie:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
content type line 23
ISSN:1751-8601
1751-861X
2095-882X
1751-861X
2589-0514
DOI:10.1049/iet-cdt.2014.0092