Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE

Turbo-decoding for the 3GPP-LTE (Long Term Evolution) wireless communication standard is among the most challenging tasks in terms of computational complexity and power consumption of corresponding cellular devices. This paper addresses design and implementation aspects of parallel turbo-decoders th...

Celý popis

Uloženo v:

Podrobná bibliografie
Vydáno v:	IEEE journal of solid-state circuits Ročník 46; číslo 1; s. 8 - 17
Hlavní autoři:	Studer, C, Benkeser, C, Belfanti, S, Quiting Huang
Médium:	Journal Article Konferenční příspěvek
Jazyk:	angličtina
Vydáno:	New York, NY IEEE 01.01.2011 Institute of Electrical and Electronics Engineers The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Témata:	3G mobile communication Applied sciences ASIC implementation Circuit properties Circuits CMOS Consumption Decoding Design. Technologies. Operation analysis. Testing Electric, optical and optoelectronic circuits Electronic circuits Electronics Evolution Exact sciences and technology Integrated circuits low-power LTE Memory management Multiaccess communication parallel turbo-decoder Power consumption radix-4 Random access memory Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Signal convertors Systematics Tasks Throughput Wireless communication Performance evaluation low-power 3G mobile communication ASIC implementation Decoding circuit Turbo code parallel turbo-decoder Computational complexity Implementation radix-4 Complementary MOS technology Integrated circuit Electric power consumption Low-power electronics LTE Custom circuit
ISSN:	0018-9200, 1558-173X
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

Buďte první, kdo okomentuje tento záznam!