Semiconductor Manufacturing Final Test Yield Optimization and Wafer Acceptance Test Parameter Inverse Design Using Multi-Objective Optimization Algorithms

In the semiconductor industry, many previous optimization studies have been carried out at the integrated circuit front-end design phase to identify optimal circuit elements' size and design parameters. With the scaling of device dimensions, semiconductor manufacturing back-end Final Test (FT)...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE access Vol. 9; pp. 137655 - 137666
Main Authors:	Jiang, Dan, Lin, Weihua, Raghavan, Nagarajan
Format:	Journal Article
Language:	English
Published:	Piscataway IEEE 2021 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	Acceptance tests Algorithms Biological system modeling Circuit design CMOS Design optimization Design parameters Fabrication final test Integrated circuits Inverse design Machine learning Manufacturing Mathematical models multi-objective optimization Multiple objective analysis Optimization Optimization algorithms Parameter identification Prediction algorithms process variation Production Random processes Semiconductor device modeling Semiconductor manufacturing smart manufacturing yield prediction
ISSN:	2169-3536, 2169-3536
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!