Model-driven toolset for embedded reconfigurable cores: Flexible prototyping and software-like debugging
Improvements in system cost, size, performance, power dissipation, and design turnaround time are the key benefits offered by System-on-Chip designs. However they come at the cost of an increased complexity and long development cycles. Integrating reconfigurable cores offers a way to increase their...
Uložené v:
| Vydané v: | Science of computer programming Ročník 96; s. 156 - 174 |
|---|---|
| Hlavní autori: | , , , , |
| Médium: | Journal Article |
| Jazyk: | English |
| Vydavateľské údaje: |
Elsevier B.V
15.12.2014
Elsevier |
| Predmet: | |
| ISSN: | 0167-6423, 1872-7964 |
| On-line prístup: | Získať plný text |
| Tagy: |
Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
|
| Abstract | Improvements in system cost, size, performance, power dissipation, and design turnaround time are the key benefits offered by System-on-Chip designs. However they come at the cost of an increased complexity and long development cycles. Integrating reconfigurable cores offers a way to increase their flexibility and lifespan. However the integration of embedded reconfigurable units poses a number of unique challenges in terms of design-space exploration and system exploitation. Over the last few years, model-driven engineering has become one of the most promising methodologies for tackling such challenging software problems.
This paper presents Biniou, a model-driven toolset for embedded reconfigurable core modeling. Biniou is a major step ahead of the Madeo framework that was one of the rare non-commercial environments targeting reconfigurable design automation. In Biniou, the design space is broadened with (re-)configuration modeling aspects, and the exploitation tools are enhanced through the use of multi-level simulation and high-level debugging.
These advancements are illustrated through a case-study focused on the design-space exploration of a coarse-grained reconfigurable architecture and through an examination of the integration of the debug-specific features into the framework. The main benefits of the presented toolset are: efficient domain-space exploration (validation), software design-kit generation (usability), software-like debug facilities (verification).
•We model embedded reconfigurable cores.•We consider modeling the configuration plane.•We generate a fully-featured prototype.•We offer an object-oriented view of the prototype.•We support high-level debugging through observability, traceability and controllability. |
|---|---|
| AbstractList | Improvements in system cost, size, performance, power dissipation, and design turnaround time are the key benefits offered by System-on-Chip designs. However they come at the cost of an increased complexity and long development cycles. Integrating reconfigurable cores offers a way to increase their flexibility and lifespan. However the integration of embedded reconfigurable units poses a number of unique challenges in terms of design-space exploration and system exploitation. Over the last few years, model-driven engineering has become one of the most promising methodologies for tackling such challenging software problems.
This paper presents Biniou, a model-driven toolset for embedded reconfigurable core modeling. Biniou is a major step ahead of the Madeo framework that was one of the rare non-commercial environments targeting reconfigurable design automation. In Biniou, the design space is broadened with (re-)configuration modeling aspects, and the exploitation tools are enhanced through the use of multi-level simulation and high-level debugging.
These advancements are illustrated through a case-study focused on the design-space exploration of a coarse-grained reconfigurable architecture and through an examination of the integration of the debug-specific features into the framework. The main benefits of the presented toolset are: efficient domain-space exploration (validation), software design-kit generation (usability), software-like debug facilities (verification).
•We model embedded reconfigurable cores.•We consider modeling the configuration plane.•We generate a fully-featured prototype.•We offer an object-oriented view of the prototype.•We support high-level debugging through observability, traceability and controllability. Improvements in system cost, size, performance, power dissipation, and design turnaround time are the key benefits offered by System-on-Chip designs. However they come at the cost of an increased complexity and long development cycles. Integrating reconfigurable cores offers a way to increase their flexibility and lifespan. However the integration of embedded reconfigurable units poses a number of unique challenges in terms of design-space exploration and system exploitation. Over the last few years, model-driven engineering has become one of the most promising methodologies for tackling such challenging software problems. This paper presents Biniou, a model-driven toolset for embedded reconfigurable core modeling. Biniou is a major step ahead of the Madeo framework that was one of the rare non-commercial environments targeting reconfigurable design automation. In Biniou, the design space is broadened with (re-)configuration modeling aspects, and the exploitation tools are enhanced through the use of multi-level simulation and high-level debugging. These advancements are illustrated through a case-study focused on the design-space exploration of a coarse-grained reconfigurable architecture and through an examination of the integration of the debug- specific features into the framework. The main benefits of the presented toolset are: efficient domain-space exploration (validation), software design-kit generation (usability), software-like debug facilities (verification). |
| Author | Lagadec, Loïc Picard, Damien Le Lann, Jean-Christophe Fabiani, Erwan Teodorov, Ciprian |
| Author_xml | – sequence: 1 givenname: Loïc orcidid: 0000-0003-3778-3144 surname: Lagadec fullname: Lagadec, Loïc organization: Lab-STICC MOCS, CNRS 6285, France – sequence: 2 givenname: Ciprian surname: Teodorov fullname: Teodorov, Ciprian organization: Lab-STICC MOCS, CNRS 6285, France – sequence: 3 givenname: Jean-Christophe surname: Le Lann fullname: Le Lann, Jean-Christophe organization: Lab-STICC MOCS, CNRS 6285, France – sequence: 4 givenname: Damien surname: Picard fullname: Picard, Damien – sequence: 5 givenname: Erwan surname: Fabiani fullname: Fabiani, Erwan organization: Lab-STICC MOCS, CNRS 6285, France |
| BackLink | https://hal.univ-brest.fr/hal-00998533$$DView record in HAL |
| BookMark | eNqFkD1PwzAQhi0EEuXjF7B4ZUiwHddOkBgQ4ksqYoHZcuxz65LGlWMK_HscihgYYDrd3fucTs8B2u1DDwidUFJSQsXZshyMN6FkhPKSsJLQ6Q6a0FqyQjaC76JJTslCcFbto4NhWBJCBJd0ghYPwUJX2Og30OMUQjdAwi5EDKsWrAWLI5jQOz9_jbrtAJsQYTjHNx28-7Ffx5BC-lj7fo51b_EQXHrTEYrOvwC20L7O53l3hPaczsePv-sher65frq6K2aPt_dXl7PCcCJTMaVVNWWcMEq54C1wURnHQUhhuOGt1PklVgtZW24b1wB1nInaOGOIlkTU1SE63d5d6E6to1_p-KGC9urucqbGGSFNU0-rakNzttpmTQzDEMH9AJSoUaxaqi-xahSrCFNZbKaaX5TxSScf-hS17_5hL7YsZAUbD3HMQG_A-qw5KRv8n_wnPdiYog |
| CitedBy_id | crossref_primary_10_1109_ACCESS_2022_3182703 crossref_primary_10_1177_0037549718779442 |
| Cites_doi | 10.1145/359576.359585 10.1145/972627.972633 10.1023/A:1008807631619 10.1155/2011/406857 10.1155/2011/952560 10.1145/1142980.1142985 10.1049/ip-cdt:20045071 10.1109/2.839324 10.1145/214451.214456 10.1155/2009/162416 10.1109/MC.2004.1260725 |
| ContentType | Journal Article |
| Copyright | 2014 Elsevier B.V. Distributed under a Creative Commons Attribution 4.0 International License |
| Copyright_xml | – notice: 2014 Elsevier B.V. – notice: Distributed under a Creative Commons Attribution 4.0 International License |
| DBID | 6I. AAFTH AAYXX CITATION 1XC |
| DOI | 10.1016/j.scico.2014.02.015 |
| DatabaseName | ScienceDirect Open Access Titles Elsevier:ScienceDirect:Open Access CrossRef Hyper Article en Ligne (HAL) |
| DatabaseTitle | CrossRef |
| DatabaseTitleList | |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Computer Science |
| EISSN | 1872-7964 |
| EndPage | 174 |
| ExternalDocumentID | oai:HAL:hal-00998533v1 10_1016_j_scico_2014_02_015 S0167642314000823 |
| GroupedDBID | --K --M .DC .~1 0R~ 123 1B1 1RT 1~. 1~5 4.4 457 4G. 5VS 6I. 7-5 71M 8P~ 9JN AACTN AAEDW AAFTH AAIAV AAIKJ AAKOC AALRI AAOAW AAQFI AAXUO AAYFN ABBOA ABJNI ABMAC ABVKL ABXDB ABYKQ ACDAQ ACGFS ACRLP ACZNC ADBBV ADEZE ADHUB AEBSH AEKER AENEX AEXQZ AFKWA AFTJW AGUBO AGYEJ AHHHB AHZHX AIALX AIEXJ AIKHN AITUG AJBFU AJOXV ALMA_UNASSIGNED_HOLDINGS AMFUW AMRAJ AOUOD AXJTR BKOJK BLXMC CS3 DU5 E.L EBS EFJIC EFLBG EJD EO8 EO9 EP2 EP3 FDB FEDTE FIRID FNPLU FYGXN G-Q GBLVA GBOLZ HVGLF IHE IXB J1W KOM LG9 M26 M41 MO0 N9A NCXOZ O-L O9- OAUVE OK1 OZT P-8 P-9 P2P PC. Q38 RIG ROL RPZ SDF SDG SDP SES SPC SPCBC SSV SSZ T5K TN5 XPP ZMT ~G- 9DU AAEDT AAQXK AATTM AAXKI AAYWO AAYXX ABFNM ABWVN ACLOT ACNNM ACRPL ACVFH ADCNI ADMUD ADNMO ADVLN AEIPS AEUPX AFFNX AFJKZ AFPUW AGHFR AGQPQ AIGII AIIUN AKBMS AKRWK AKYEP ANKPU APXCP ASPBG AVWKF AZFZN CITATION EFKBS FGOYB G-2 HZ~ R2- SEW WUQ ZY4 ~HD 1XC |
| ID | FETCH-LOGICAL-c407t-51335240211464be463cf4e676c4c4b7adde28678d4d9f9e1f4268cfcc0a70683 |
| ISICitedReferencesCount | 3 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000345180800011&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| ISSN | 0167-6423 |
| IngestDate | Tue Oct 14 20:55:55 EDT 2025 Tue Nov 18 22:24:07 EST 2025 Sat Nov 29 03:37:16 EST 2025 Fri Feb 23 02:37:17 EST 2024 |
| IsDoiOpenAccess | true |
| IsOpenAccess | true |
| IsPeerReviewed | true |
| IsScholarly | true |
| Keywords | Reconfigurable computing Model-driven System-on-Chip Debugging Software engineering |
| Language | English |
| License | http://www.elsevier.com/open-access/userlicense/1.0 Distributed under a Creative Commons Attribution 4.0 International License: http://creativecommons.org/licenses/by/4.0 |
| LinkModel | OpenURL |
| MergedId | FETCHMERGED-LOGICAL-c407t-51335240211464be463cf4e676c4c4b7adde28678d4d9f9e1f4268cfcc0a70683 |
| ORCID | 0000-0003-3778-3144 0000-0002-0722-5857 0009-0005-5884-6054 0000-0003-2555-1805 |
| OpenAccessLink | https://dx.doi.org/10.1016/j.scico.2014.02.015 |
| PageCount | 19 |
| ParticipantIDs | hal_primary_oai_HAL_hal_00998533v1 crossref_primary_10_1016_j_scico_2014_02_015 crossref_citationtrail_10_1016_j_scico_2014_02_015 elsevier_sciencedirect_doi_10_1016_j_scico_2014_02_015 |
| PublicationCentury | 2000 |
| PublicationDate | 2014-12-15 |
| PublicationDateYYYYMMDD | 2014-12-15 |
| PublicationDate_xml | – month: 12 year: 2014 text: 2014-12-15 day: 15 |
| PublicationDecade | 2010 |
| PublicationTitle | Science of computer programming |
| PublicationYear | 2014 |
| Publisher | Elsevier B.V Elsevier |
| Publisher_xml | – name: Elsevier B.V – name: Elsevier |
| References | Martin, Seepold, Zhang, Benini, De Micheli (br0100) 2001 Betz, Rose (br0470) 1997 Betz, Marquardt (br0520) 1999 Chandy, Lamport (br0590) 1985; 3 DeHon (br0480) 1996 Obereder, Pfaff (br0300) 2007 br0660 Microblaze processor reference guide, Xilinx, 2008. Ben Hammouda, Coussy, Lagadec (br0340) Jun. 2014 Leupers, Marwedel (br0150) 1998; 3 Hoare (br0620) 1978; 21 Lodi, Toma, Campi (br0040) 2003 Rosinger (br0680) 2004 Keng, Veneris, Safarpour (br0320) Dec. 2010 Goldstein, Schmit, Budiu, Cadambi, Moe, Taylor (br0640) 2000; 33 Chattopadhyay, Leupers, Meyr, Ascheid (br0230) 2008 Lallet, Pillement, Sentieys (br0240) 2009 Accellera, Property Specification Language, the reference manual, 2003. Graham, Nelson, Hutchings (br0380) 2001 (br0370) 2010 Micheli (br0550) 1994 Paulsson, Viereck, Hübner, Becker (br0450) 2008 Lagadec (br0510) 2000 Xilinx, UG029, ChipScope Pro 10.1 Software and Cores User Guide, 2008. Betz, Rose (br0210) 1997 Xilinx (br0400) March 2004 P. Lucent, Technologies Allentown, ORCA Series 4 Field-Programmable Gate Arrays, 2000. SqueakNOS [Online]. Available: squeaknos.blogspot.fr. Tiwari, Tomko (br0390) 2003 Curreri, Stitt, George (br0350) 2011 Coole, Stitt (br0540) 2010 Teodorov, Lagadec (br0570) 2013 Teodorov, Picard, Lagadec (br0560) 2011 Altera, Datasheet, SignalTap Embedded Logic Analyzer Megafunction, 2001. Mishra, Dutt (br0140) 2005; 152 Company (br0190) Runtime bytecode transformation for smalltalk, 2005. Lagadec, Lavenier, Fabiani, Pottier (br0530) 2001 Mernik, Lenic, Avdicausevic, Zumer (br0460) Jan. 2000 Pees, Hoffmann, Zivojnovic, Meyr (br0170) 1999 Synopsys (br0180) Lagadec, Picard, Corre, Lucas (br0650) 2011; 2011 Parizi, Niktash, Bagherzadeh, Kurdahi (br0020) 2002; vol. 2400 Hauck, Fry, Hosler, Kao (br0030) 1997 Edenfeld, Kahng, Rodgers, Zorian (br0060) 2004; 37 Oddos, Morin-Allory, Borrione (br0310) 2009 Lagadec, Picard (br0690) 2010 Mei, Vernalde, Verkest, De Man, Lauwereins (br0220) 2003; vol. 2778 Ganai, Mukaiyama, Gupta, Wakabayshi (br0270) 2007 Morin-Allory, Borrione (br0290) 2006 Tomiyama, Halambi, Grun, Dutt, Nicolau (br0130) 1999 Sawhney, Ganesh, Bhattacharjee (br0330) 2011 Padalia, Fung, Bourgeault, Egier, Rose (br0200) 2003 Mishra, Dutt (br0120) 2004; 3 Lagadec, Picard (br0600) 2010 Heysters (br0010) 2006 Mishra, Shrivastava, Dutt (br0110) 2006; 11 Fauth, Van Praet, Freericks (br0160) 1995 Schwartz-Narbonne, Liu, Pondicherry, August, Malik (br0260) July 2011 Martin, Sentieys, Dubois, Philippe (br0500) 1993 br0090 Mesquita, Moraes, Palma, Möller, Calazans (br0490) April 2003 Voros, Rosti, Hübner (br0630) 2009 Picard, Lagadec (br0610) 2008 Xilinx, Application Note XAPP138, Virtex FPGA Series Configuration and Readback, 2005. br0250 Lagadec, Pottier (br0070) October 6, 2000 br0050 Picard, Lagadec (br0080) 2009; 2009 Padalia (10.1016/j.scico.2014.02.015_br0200) 2003 Sawhney (10.1016/j.scico.2014.02.015_br0330) 2011 Oddos (10.1016/j.scico.2014.02.015_br0310) 2009 Morin-Allory (10.1016/j.scico.2014.02.015_br0290) 2006 Chattopadhyay (10.1016/j.scico.2014.02.015_br0230) 2008 Tiwari (10.1016/j.scico.2014.02.015_br0390) 2003 10.1016/j.scico.2014.02.015_br0410 Betz (10.1016/j.scico.2014.02.015_br0520) 1999 Lagadec (10.1016/j.scico.2014.02.015_br0650) 2011; 2011 Ganai (10.1016/j.scico.2014.02.015_br0270) 2007 Hauck (10.1016/j.scico.2014.02.015_br0030) 1997 Pees (10.1016/j.scico.2014.02.015_br0170) 1999 Rosinger (10.1016/j.scico.2014.02.015_br0680) 2004 Graham (10.1016/j.scico.2014.02.015_br0380) 2001 Picard (10.1016/j.scico.2014.02.015_br0080) 2009; 2009 Micheli (10.1016/j.scico.2014.02.015_br0550) 1994 Lodi (10.1016/j.scico.2014.02.015_br0040) 2003 Picard (10.1016/j.scico.2014.02.015_br0610) 2008 Lagadec (10.1016/j.scico.2014.02.015_br0690) 2010 Lagadec (10.1016/j.scico.2014.02.015_br0530) 2001 Martin (10.1016/j.scico.2014.02.015_br0500) 1993 Lagadec (10.1016/j.scico.2014.02.015_br0510) 2000 10.1016/j.scico.2014.02.015_br0580 Keng (10.1016/j.scico.2014.02.015_br0320) 2010 10.1016/j.scico.2014.02.015_br0420 Paulsson (10.1016/j.scico.2014.02.015_br0450) 2008 Mishra (10.1016/j.scico.2014.02.015_br0120) 2004; 3 Xilinx (10.1016/j.scico.2014.02.015_br0400) Teodorov (10.1016/j.scico.2014.02.015_br0560) 2011 Teodorov (10.1016/j.scico.2014.02.015_br0570) 2013 Mishra (10.1016/j.scico.2014.02.015_br0140) 2005; 152 Coole (10.1016/j.scico.2014.02.015_br0540) 2010 Lagadec (10.1016/j.scico.2014.02.015_br0600) 2010 DeHon (10.1016/j.scico.2014.02.015_br0480) 1996 10.1016/j.scico.2014.02.015_br0670 Synopsys (10.1016/j.scico.2014.02.015_br0180) Mei (10.1016/j.scico.2014.02.015_br0220) 2003; vol. 2778 Mishra (10.1016/j.scico.2014.02.015_br0110) 2006; 11 10.1016/j.scico.2014.02.015_br0430 Heysters (10.1016/j.scico.2014.02.015_br0010) 2006 Fauth (10.1016/j.scico.2014.02.015_br0160) 1995 Betz (10.1016/j.scico.2014.02.015_br0470) 1997 Hoare (10.1016/j.scico.2014.02.015_br0620) 1978; 21 10.1016/j.scico.2014.02.015_br0280 Betz (10.1016/j.scico.2014.02.015_br0210) 1997 Curreri (10.1016/j.scico.2014.02.015_br0350) 2011 Goldstein (10.1016/j.scico.2014.02.015_br0640) 2000; 33 Parizi (10.1016/j.scico.2014.02.015_br0020) 2002; vol. 2400 Lagadec (10.1016/j.scico.2014.02.015_br0070) 2000 Martin (10.1016/j.scico.2014.02.015_br0100) 2001 Ben Hammouda (10.1016/j.scico.2014.02.015_br0340) 2014 Mernik (10.1016/j.scico.2014.02.015_br0460) 2000 Voros (10.1016/j.scico.2014.02.015_br0630) 2009 Company (10.1016/j.scico.2014.02.015_br0190) Edenfeld (10.1016/j.scico.2014.02.015_br0060) 2004; 37 10.1016/j.scico.2014.02.015_br0440 Obereder (10.1016/j.scico.2014.02.015_br0300) 2007 10.1016/j.scico.2014.02.015_br0360 Schwartz-Narbonne (10.1016/j.scico.2014.02.015_br0260) 2011 Chandy (10.1016/j.scico.2014.02.015_br0590) 1985; 3 Tomiyama (10.1016/j.scico.2014.02.015_br0130) 1999 Lallet (10.1016/j.scico.2014.02.015_br0240) 2009 Leupers (10.1016/j.scico.2014.02.015_br0150) 1998; 3 Mesquita (10.1016/j.scico.2014.02.015_br0490) 2003 |
| References_xml | – reference: Xilinx, Application Note XAPP138, Virtex FPGA Series Configuration and Readback, 2005. – volume: 3 start-page: 63 year: 1985 end-page: 75 ident: br0590 article-title: Distributed snapshots: determining global states of distributed systems publication-title: ACM Trans. Comput. Syst. – volume: 11 start-page: 626 year: 2006 end-page: 658 ident: br0110 article-title: Architecture description language (adl)-driven software toolkit generation for architectural exploration of programmable socs publication-title: ACM Trans. Des. Autom. Electron. Syst. – start-page: 1 year: 2011 end-page: 6 ident: br0560 article-title: FPGA physical-design automation using model-driven engineering publication-title: 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC'11) – ident: br0090 article-title: ModelSim – start-page: 1 year: 2011 end-page: 8 ident: br0350 article-title: High-level synthesis techniques of in-circuit assertion for verification, debugging and timing analysis publication-title: Int. J. Reconfigurable Comput. – year: 1997 ident: br0470 article-title: VPR: A new packing, placement and routing tool for FPGA research publication-title: Field Programmable Logic and Application – start-page: 11 year: 2010 end-page: 16 ident: br0690 article-title: Smalltalk debug lives in the matrix publication-title: International Workshop on Smalltalk Technologies, IWST '10 – ident: br0180 article-title: System-level design – reference: Altera, Datasheet, SignalTap Embedded Logic Analyzer Megafunction, 2001. – start-page: 164 year: 2011 end-page: 169 ident: br0330 article-title: Automatic construction of runtime monitors for FPGA based designs publication-title: 2011 International Symposium on Electronic System Design (ISED) – start-page: 115 year: 1996 end-page: 121 ident: br0480 article-title: Dpga utilization and application publication-title: Proceedings of the 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays, FPGA '96 – volume: vol. 2778 start-page: 61 year: 2003 end-page: 70 ident: br0220 article-title: ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix publication-title: Field-Programmable Logic and Applications – start-page: 157 year: 2007 end-page: 160 ident: br0300 article-title: Behavioral synthesis of property specification language (PSL) assertions publication-title: Rapid System Prototyping, 2007. 18th IEEE/IFIP International Workshop on RSP, 2007 – start-page: 10 year: Jan. 2000 ident: br0460 article-title: Compiler/interpreter generator system LISA publication-title: Proceedings of the 33rd Annual Hawaii International Conference on System Sciences, 2000 – year: 2010 ident: br0600 article-title: Teaching reconfigurable processor: the Biniou approach – ident: br0250 article-title: Allinea Software, Allinea DDT 4.2: High-impact debugging from novice to master – reference: SqueakNOS [Online]. Available: squeaknos.blogspot.fr. – ident: br0190 article-title: Target compiler technologies – year: 2010 ident: br0370 article-title: Agilent technologies infiivision MSO n5434a FPGA dynamic probe for Altera – year: 1994 ident: br0550 article-title: Synthesis and Optimization of Digital Circuits – volume: 3 start-page: 75 year: 1998 end-page: 108 ident: br0150 article-title: Retargetable code generation based on structural processor description publication-title: Des. Autom. Embed. Syst. – ident: br0050 article-title: Product brief, eFPGA core IP – start-page: 9 year: Dec. 2010 end-page: 12 ident: br0320 article-title: An automated framework for correction and debug of PSL assertions publication-title: 2010 11th International Workshop on Microprocessor Test and Verification (MTV) – volume: 152 start-page: 285 year: 2005 end-page: 297 ident: br0140 article-title: Architecture description languages for programmable embedded systems publication-title: IEE Proc., Comput. Digit. Tech. – start-page: 21 year: 2003 end-page: 30 ident: br0040 article-title: A pipelined configurable gate array for embedded processors publication-title: Proc. of the International Symposium on Field Programmable Gate Arrays (FPGA'03) – year: 1993 ident: br0500 article-title: Gaut: An architectural synthesis tool for dedicated signal processors publication-title: IEEE European Design Automation Conference – start-page: 164 year: 2003 end-page: 172 ident: br0200 article-title: Automatic transistor and physical design of FPGA tiles from an architectural specification publication-title: Proc. of the International Symposium on Field Programmable Gate Arrays (FPGA'03) – start-page: 933 year: 1999 end-page: 938 ident: br0170 article-title: Lisa – machine description language for cycle-accurate models of programmable DSP architectures publication-title: Proc. of the Design Automation Conference (DAC'99) – start-page: 13 year: 2010 end-page: 22 ident: br0540 article-title: Intermediate fabrics: Virtual architectures for circuit portability and fast placement and routing publication-title: IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) – volume: 2009 start-page: 1 year: 2009 end-page: 12 ident: br0080 article-title: Multilevel simulation of heterogeneous reconfigurable platforms publication-title: Int. J. Reconfigurable Comput. – ident: br0660 article-title: Xupv5-lx110t development kit – year: 2003 ident: br0390 article-title: Scan-chain based watch-points for efficient run-time debugging and verification of FPGA designs publication-title: ASPDAC – start-page: 503 year: 1995 ident: br0160 article-title: Describing instruction set processors using NML publication-title: Proc. of the European Conference on Design and Test (EDTC'95) – reference: Accellera, Property Specification Language, the reference manual, 2003. – reference: Microblaze processor reference guide, Xilinx, 2008. – start-page: 69 year: October 6, 2000 ident: br0070 article-title: Object-oriented meta tools for reconfigurable architectures publication-title: Proc. SPIE 4212, Reconfigurable Technology: FPGAs for Computing and Applications II – start-page: 41 year: 2001 end-page: 50 ident: br0380 article-title: Instrumenting bitstreams for debugging FPGA circuits publication-title: FCCM'01 – year: 1999 ident: br0520 article-title: Architecture and CAD for Deep-Submicron FPGAs – year: 2004 ident: br0680 article-title: Connecting customized IP to the microblaze soft processor using the fast simplex link (FSL) channel publication-title: Xilinx Application Note – volume: 37 start-page: 47 year: 2004 end-page: 56 ident: br0060 article-title: 2003 technology roadmap for semiconductors publication-title: Computer – year: 2008 ident: br0450 article-title: Exploitation of the external jtag interface for internally controlled configuration readback and self-reconfiguration of spartan 3 FPGAs publication-title: ISVLSI – start-page: 357 year: 2001 end-page: 366 ident: br0530 article-title: Placing, routing, and editing virtual FPGAs publication-title: FPL '01: Proceedings of the 11th International Conference on Field-Programmable Logic and Applications – year: 2013 ident: br0570 article-title: Model-driven physical-design automation for FPGAs: fast prototyping and legacy reuse publication-title: Software: Practice and Experience – year: 2000 ident: br0510 article-title: Abstraction, modelisation et outils de cao pour les architectures reconfigurables – start-page: 1 year: 2006 end-page: 6 ident: br0290 article-title: Proven correct monitors from PSL specifications publication-title: Design, Automation and Test in Europe, 2006. DATE '06. Proceedings – year: 2009 ident: br0630 article-title: Dynamic System Reconfiguration in Heterogeneous Platforms: The MORPHEUS Approach – volume: 3 start-page: 114 year: 2004 end-page: 139 ident: br0120 article-title: Modeling and validation of pipeline specifications publication-title: ACM Trans. Embed. Comput. Syst. – start-page: 181 year: July 2011 end-page: 190 ident: br0260 article-title: Parallel assertions for debugging parallel programs publication-title: 9th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE) – year: Jun. 2014 ident: br0340 article-title: A design approach to automatically synthesize ANSI-C assertions during high-level synthesis of hardware accelerators publication-title: 2014 IEEE International Symposium on Circuits and Systems (ISCAS) – year: 2008 ident: br0230 article-title: Language-Driven Exploration and Implementation of Partially Re-Configurable ASIPs – start-page: 50 year: 2007 end-page: 56 ident: br0270 article-title: Synthesizing “verification aware” models: Why and how? publication-title: 20th International Conference on VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems – volume: 33 start-page: 70 year: 2000 end-page: 77 ident: br0640 article-title: PipeRench: a reconfigurable architecture and compiler publication-title: Computer – start-page: 8 year: April 2003 ident: br0490 article-title: Remote and partial reconfiguration of FPGAs: tools and trends publication-title: Proceedings of the International, Parallel and Distributed Processing Symposium, 2003 – start-page: 83 year: 2009 end-page: 88 ident: br0310 article-title: Synthorus: Highly efficient automatic synthesis from PSL to HDL publication-title: 2009 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC) – year: 2008 ident: br0610 article-title: Multi-level simulation of heterogeneous reconfigurable platforms publication-title: ReCoSoC'08 – reference: Xilinx, UG029, ChipScope Pro 10.1 Software and Cores User Guide, 2008. – start-page: 272 year: 2006 ident: br0010 article-title: Coarse-grained reconfigurable computing for power aware applications publication-title: ERSA – volume: 21 start-page: 666 year: 1978 end-page: 677 ident: br0620 article-title: Communicating sequential processes publication-title: Commun. ACM – volume: vol. 2400 start-page: 844 year: 2002 end-page: 848 ident: br0020 article-title: Morphosys: A coarse grain reconfigurable architecture for multimedia applications (research note) publication-title: Euro-Par 2002, Parallel Processing, Proceedings of the 8th International Euro-Par Conference – start-page: 87 year: 1997 end-page: 97 ident: br0030 article-title: The chimaera reconfigurable functional unit publication-title: 5th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 97) – reference: P. Lucent, Technologies Allentown, ORCA Series 4 Field-Programmable Gate Arrays, 2000. – volume: 2011 year: 2011 ident: br0650 article-title: Experiment centric teaching for reconfigurable processors publication-title: Int. J. Reconfigurable Comput. – start-page: 109 year: 1999 end-page: 116 ident: br0130 article-title: Architecture description languages for systems-on-chip design publication-title: Proc. of the Asia Pacific Conference on Chip Design Language – start-page: 680 year: 2009 end-page: 687 ident: br0240 article-title: xMAML: A modeling language for dynamically reconfigurable architectures publication-title: Proc. of the Euromicro Symposium on Digital Systems Design – start-page: 213 year: 1997 end-page: 222 ident: br0210 article-title: VPR: A new packing, placement and routing tool for FPGA research publication-title: Proc. of the International Conference on Field-Programmable Logic and Applications (FPL'97) – year: March 2004 ident: br0400 article-title: Revolutionary FPGA real-time logic debug technology from Xilinx slashes verification times by up to – start-page: 40 year: 2001 end-page: 46 ident: br0100 article-title: Component selection and matching for IP-based design publication-title: Proc. of the Conference on Design, Automation and Test in Europe (DATE'01) – reference: Runtime bytecode transformation for smalltalk, 2005. – year: 2009 ident: 10.1016/j.scico.2014.02.015_br0630 – ident: 10.1016/j.scico.2014.02.015_br0580 – ident: 10.1016/j.scico.2014.02.015_br0180 – start-page: 83 year: 2009 ident: 10.1016/j.scico.2014.02.015_br0310 article-title: Synthorus: Highly efficient automatic synthesis from PSL to HDL – start-page: 41 year: 2001 ident: 10.1016/j.scico.2014.02.015_br0380 article-title: Instrumenting bitstreams for debugging FPGA circuits – volume: 21 start-page: 666 issue: 8 year: 1978 ident: 10.1016/j.scico.2014.02.015_br0620 article-title: Communicating sequential processes publication-title: Commun. ACM doi: 10.1145/359576.359585 – start-page: 357 year: 2001 ident: 10.1016/j.scico.2014.02.015_br0530 article-title: Placing, routing, and editing virtual FPGAs – ident: 10.1016/j.scico.2014.02.015_br0400 – start-page: 9 year: 2010 ident: 10.1016/j.scico.2014.02.015_br0320 article-title: An automated framework for correction and debug of PSL assertions – volume: 3 start-page: 114 issue: 1 year: 2004 ident: 10.1016/j.scico.2014.02.015_br0120 article-title: Modeling and validation of pipeline specifications publication-title: ACM Trans. Embed. Comput. Syst. doi: 10.1145/972627.972633 – start-page: 115 year: 1996 ident: 10.1016/j.scico.2014.02.015_br0480 article-title: Dpga utilization and application – start-page: 503 year: 1995 ident: 10.1016/j.scico.2014.02.015_br0160 article-title: Describing instruction set processors using NML – start-page: 272 year: 2006 ident: 10.1016/j.scico.2014.02.015_br0010 article-title: Coarse-grained reconfigurable computing for power aware applications – ident: 10.1016/j.scico.2014.02.015_br0410 – year: 2013 ident: 10.1016/j.scico.2014.02.015_br0570 article-title: Model-driven physical-design automation for FPGAs: fast prototyping and legacy reuse – volume: 3 start-page: 75 year: 1998 ident: 10.1016/j.scico.2014.02.015_br0150 article-title: Retargetable code generation based on structural processor description publication-title: Des. Autom. Embed. Syst. doi: 10.1023/A:1008807631619 – start-page: 1 year: 2011 ident: 10.1016/j.scico.2014.02.015_br0350 article-title: High-level synthesis techniques of in-circuit assertion for verification, debugging and timing analysis publication-title: Int. J. Reconfigurable Comput. doi: 10.1155/2011/406857 – start-page: 181 year: 2011 ident: 10.1016/j.scico.2014.02.015_br0260 article-title: Parallel assertions for debugging parallel programs – start-page: 87 year: 1997 ident: 10.1016/j.scico.2014.02.015_br0030 article-title: The chimaera reconfigurable functional unit – year: 1997 ident: 10.1016/j.scico.2014.02.015_br0470 article-title: VPR: A new packing, placement and routing tool for FPGA research – year: 1994 ident: 10.1016/j.scico.2014.02.015_br0550 – ident: 10.1016/j.scico.2014.02.015_br0670 – volume: vol. 2400 start-page: 844 year: 2002 ident: 10.1016/j.scico.2014.02.015_br0020 article-title: Morphosys: A coarse grain reconfigurable architecture for multimedia applications (research note) – start-page: 164 year: 2003 ident: 10.1016/j.scico.2014.02.015_br0200 article-title: Automatic transistor and physical design of FPGA tiles from an architectural specification – ident: 10.1016/j.scico.2014.02.015_br0190 – start-page: 157 year: 2007 ident: 10.1016/j.scico.2014.02.015_br0300 article-title: Behavioral synthesis of property specification language (PSL) assertions – volume: 2011 year: 2011 ident: 10.1016/j.scico.2014.02.015_br0650 article-title: Experiment centric teaching for reconfigurable processors publication-title: Int. J. Reconfigurable Comput. doi: 10.1155/2011/952560 – volume: 11 start-page: 626 issue: 3 year: 2006 ident: 10.1016/j.scico.2014.02.015_br0110 article-title: Architecture description language (adl)-driven software toolkit generation for architectural exploration of programmable socs publication-title: ACM Trans. Des. Autom. Electron. Syst. doi: 10.1145/1142980.1142985 – volume: 152 start-page: 285 issue: 3 year: 2005 ident: 10.1016/j.scico.2014.02.015_br0140 article-title: Architecture description languages for programmable embedded systems publication-title: IEE Proc., Comput. Digit. Tech. doi: 10.1049/ip-cdt:20045071 – start-page: 69 year: 2000 ident: 10.1016/j.scico.2014.02.015_br0070 article-title: Object-oriented meta tools for reconfigurable architectures – start-page: 680 year: 2009 ident: 10.1016/j.scico.2014.02.015_br0240 article-title: xMAML: A modeling language for dynamically reconfigurable architectures – year: 2010 ident: 10.1016/j.scico.2014.02.015_br0600 – start-page: 933 year: 1999 ident: 10.1016/j.scico.2014.02.015_br0170 article-title: Lisa – machine description language for cycle-accurate models of programmable DSP architectures – year: 2000 ident: 10.1016/j.scico.2014.02.015_br0510 – start-page: 10 year: 2000 ident: 10.1016/j.scico.2014.02.015_br0460 article-title: Compiler/interpreter generator system LISA – start-page: 1 year: 2006 ident: 10.1016/j.scico.2014.02.015_br0290 article-title: Proven correct monitors from PSL specifications – ident: 10.1016/j.scico.2014.02.015_br0280 – year: 2014 ident: 10.1016/j.scico.2014.02.015_br0340 article-title: A design approach to automatically synthesize ANSI-C assertions during high-level synthesis of hardware accelerators – start-page: 109 year: 1999 ident: 10.1016/j.scico.2014.02.015_br0130 article-title: Architecture description languages for systems-on-chip design – ident: 10.1016/j.scico.2014.02.015_br0360 – ident: 10.1016/j.scico.2014.02.015_br0440 – volume: 33 start-page: 70 issue: 4 year: 2000 ident: 10.1016/j.scico.2014.02.015_br0640 article-title: PipeRench: a reconfigurable architecture and compiler publication-title: Computer doi: 10.1109/2.839324 – start-page: 40 year: 2001 ident: 10.1016/j.scico.2014.02.015_br0100 article-title: Component selection and matching for IP-based design – start-page: 13 year: 2010 ident: 10.1016/j.scico.2014.02.015_br0540 article-title: Intermediate fabrics: Virtual architectures for circuit portability and fast placement and routing – volume: 3 start-page: 63 issue: 1 year: 1985 ident: 10.1016/j.scico.2014.02.015_br0590 article-title: Distributed snapshots: determining global states of distributed systems publication-title: ACM Trans. Comput. Syst. doi: 10.1145/214451.214456 – start-page: 164 year: 2011 ident: 10.1016/j.scico.2014.02.015_br0330 article-title: Automatic construction of runtime monitors for FPGA based designs – year: 2008 ident: 10.1016/j.scico.2014.02.015_br0450 article-title: Exploitation of the external jtag interface for internally controlled configuration readback and self-reconfiguration of spartan 3 FPGAs – year: 2008 ident: 10.1016/j.scico.2014.02.015_br0230 – volume: vol. 2778 start-page: 61 year: 2003 ident: 10.1016/j.scico.2014.02.015_br0220 article-title: ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix – start-page: 50 year: 2007 ident: 10.1016/j.scico.2014.02.015_br0270 article-title: Synthesizing “verification aware” models: Why and how? – start-page: 213 year: 1997 ident: 10.1016/j.scico.2014.02.015_br0210 article-title: VPR: A new packing, placement and routing tool for FPGA research – year: 2008 ident: 10.1016/j.scico.2014.02.015_br0610 article-title: Multi-level simulation of heterogeneous reconfigurable platforms – year: 2004 ident: 10.1016/j.scico.2014.02.015_br0680 article-title: Connecting customized IP to the microblaze soft processor using the fast simplex link (FSL) channel – year: 2003 ident: 10.1016/j.scico.2014.02.015_br0390 article-title: Scan-chain based watch-points for efficient run-time debugging and verification of FPGA designs – start-page: 21 year: 2003 ident: 10.1016/j.scico.2014.02.015_br0040 article-title: A pipelined configurable gate array for embedded processors – start-page: 11 year: 2010 ident: 10.1016/j.scico.2014.02.015_br0690 article-title: Smalltalk debug lives in the matrix – ident: 10.1016/j.scico.2014.02.015_br0420 – year: 1993 ident: 10.1016/j.scico.2014.02.015_br0500 article-title: Gaut: An architectural synthesis tool for dedicated signal processors – year: 1999 ident: 10.1016/j.scico.2014.02.015_br0520 – start-page: 1 year: 2011 ident: 10.1016/j.scico.2014.02.015_br0560 article-title: FPGA physical-design automation using model-driven engineering – volume: 2009 start-page: 1 year: 2009 ident: 10.1016/j.scico.2014.02.015_br0080 article-title: Multilevel simulation of heterogeneous reconfigurable platforms publication-title: Int. J. Reconfigurable Comput. doi: 10.1155/2009/162416 – volume: 37 start-page: 47 issue: 1 year: 2004 ident: 10.1016/j.scico.2014.02.015_br0060 article-title: 2003 technology roadmap for semiconductors publication-title: Computer doi: 10.1109/MC.2004.1260725 – ident: 10.1016/j.scico.2014.02.015_br0430 – start-page: 8 year: 2003 ident: 10.1016/j.scico.2014.02.015_br0490 article-title: Remote and partial reconfiguration of FPGAs: tools and trends |
| SSID | ssj0006471 |
| Score | 2.0656636 |
| Snippet | Improvements in system cost, size, performance, power dissipation, and design turnaround time are the key benefits offered by System-on-Chip designs. However... |
| SourceID | hal crossref elsevier |
| SourceType | Open Access Repository Enrichment Source Index Database Publisher |
| StartPage | 156 |
| SubjectTerms | Computation and Language Computer Science Debugging Embedded Systems Model-driven Reconfigurable computing Software engineering System-on-Chip |
| Title | Model-driven toolset for embedded reconfigurable cores: Flexible prototyping and software-like debugging |
| URI | https://dx.doi.org/10.1016/j.scico.2014.02.015 https://hal.univ-brest.fr/hal-00998533 |
| Volume | 96 |
| WOSCitedRecordID | wos000345180800011&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| journalDatabaseRights | – providerCode: PRVESC databaseName: Elsevier SD Freedom Collection Journals 2021 customDbUrl: eissn: 1872-7964 dateEnd: 20180131 omitProxy: false ssIdentifier: ssj0006471 issn: 0167-6423 databaseCode: AIEXJ dateStart: 19950201 isFulltext: true titleUrlDefault: https://www.sciencedirect.com providerName: Elsevier |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV1bb9MwFLbKxgMvjKs2BshCvA2jNHFz4a3aWnVQVZVWUN-sxHHajDSpQlrGH-H3cuzYaSpgGg-8WJXrXOTz5eQ7J-eC0Nse90WcBA6J4p5FqJNYJOxZnATwkHMuy6WoL6Zfxt5k4s_nwbTT-WlyYbaZl-f-zU2w_q-ihjkQtkyd_QdxNyeFCfgNQocRxA7jnQQvu5tl5KKUauxsVhTw7qtUMOFgFQlQMzIfEYzgJF1sSpU3dV6UdWDcUBbHlDPTsqiK6sfaJDBega7-HpaCZOlXGWcUbaSfetEmtkZH6Ch12SjCxH6tzFJV33ERxkJ1VR8XKW_8BgKs47LYKrdtui7TdqTQ2dg0chZhTnbVEBqtDjgzAfqrVKe2aUdGV5VLrFM5a--apgJtZycocbCPnD-q-trrcP0emAKXWZxdqoqv6jPuFdYe9a_Y9GLIxpeTT_v_tqIRR_0xjMswI5I1A4txtmBVH9peLwBtedi_HMw_Nu94tzblmzs09axU5OBvd_Q3znNvabz3is3MHqGH2gzB_Ro-j1FH5E_QkWnxgbU0n6JlG01YowkDmrBBE95HE1Zo-oANlnALSxiwhPewhBssPUOfh4PZ-Yjo5hyEU8uriOwL1JOf5mRaO40EdR2eUOF6LqecRp58b9o-UKGYxkESiG4CXNDnCedW6Fmu7zxHB3mRi2OE7aQrQtsNgVn7NJI1CYXgIuYuDRLRpdYJss32Ma4r18sGKhkzIYrXTO05k3vOLJvBnp-gd81B67pwy-3LXSMXprlnzSkZ4O32A9-AFJtLyGrtgCQm53Y4enGXRafowe6xeIkOqnIjXqH7fFul38rXGoG_ADjHsiQ |
| linkProvider | Elsevier |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Model-Driven+Toolset+for+Embedded+Reconfigurable+Cores%3A+Flexible+Prototyping+and+Software-like+Debugging&rft.jtitle=Science+of+computer+programming&rft.au=Lagadec%2C+Loic&rft.au=Teodorov%2C+Ciprian&rft.au=Le+Lann%2C+Jean-Christophe&rft.au=Picard%2C+Damien&rft.date=2014-12-15&rft.pub=Elsevier&rft.issn=0167-6423&rft_id=info:doi/10.1016%2Fj.scico.2014.02.015&rft.externalDBID=HAS_PDF_LINK&rft.externalDocID=oai%3AHAL%3Ahal-00998533v1 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0167-6423&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0167-6423&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0167-6423&client=summon |