Cost and Coding Efficient Motion Estimation Design Considerations for High Efficiency Video Coding (HEVC) Standard

This paper focuses on motion estimation engine design in future high-efficiency video coding (HEVC) encoders. First, a methodology is explained to analyze hardware implementation cost in terms of hardware area, memory size and memory bandwidth for various possible motion estimation engine designs. F...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of selected topics in signal processing Vol. 7; no. 6; pp. 1017 - 1028
Main Authors: Sinangil, Mahmut E., Sze, Vivienne, Minhua Zhou, Chandrakasan, Anantha P.
Format: Journal Article
Language:English
Published: New York IEEE 01.12.2013
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:
Algorithms
Bandwidth
Cost control
Efficiency
Hardware
Hardware implementation cost
HEVC
Motion estimation
search algorithm
Video coding
ISSN:1932-4553, 1941-0484
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract This paper focuses on motion estimation engine design in future high-efficiency video coding (HEVC) encoders. First, a methodology is explained to analyze hardware implementation cost in terms of hardware area, memory size and memory bandwidth for various possible motion estimation engine designs. For 11 different configurations, hardware cost as well as the coding efficiency are quantified and are compared through a graphical analysis to make design decisions. It has been shown that using smaller block sizes (e.g. 4 × 4) imposes significantly larger hardware requirements at the expense of modest improvements in coding efficiency. Secondly, based on the analysis on various configurations, one configuration is chosen and algorithm improvements are presented to further reduce hardware implementation cost of the selected configuration. Overall, the proposed changes provide 56 × on-chip bandwidth, 151 × off-chip bandwidth, 4.3 × core area and 4.5 × on-chip memory area savings when compared to the hardware implementation of the HM-3.0 design.
AbstractList This paper focuses on motion estimation engine design in future high-efficiency video coding (HEVC) encoders. First, a methodology is explained to analyze hardware implementation cost in terms of hardware area, memory size and memory bandwidth for various possible motion estimation engine designs. For 11 different configurations, hardware cost as well as the coding efficiency are quantified and are compared through a graphical analysis to make design decisions. It has been shown that using smaller block sizes (e.g. 4 × 4) imposes significantly larger hardware requirements at the expense of modest improvements in coding efficiency. Secondly, based on the analysis on various configurations, one configuration is chosen and algorithm improvements are presented to further reduce hardware implementation cost of the selected configuration. Overall, the proposed changes provide 56 × on-chip bandwidth, 151 × off-chip bandwidth, 4.3 × core area and 4.5 × on-chip memory area savings when compared to the hardware implementation of the HM-3.0 design.
This paper focuses on motion estimation engine design in future high-efficiency video coding (HEVC) encoders. First, a methodology is explained to analyze hardware implementation cost in terms of hardware area, memory size and memory bandwidth for various possible motion estimation engine designs. For 11 different configurations, hardware cost as well as the coding efficiency are quantified and are compared through a graphical analysis to make design decisions. It has been shown that using smaller block sizes (e.g. 4 [Formula Omitted] 4) imposes significantly larger hardware requirements at the expense of modest improvements in coding efficiency. Secondly, based on the analysis on various configurations, one configuration is chosen and algorithm improvements are presented to further reduce hardware implementation cost of the selected configuration. Overall, the proposed changes provide 56[Formula Omitted] on-chip bandwidth, 151[Formula Omitted] off-chip bandwidth, 4.3[Formula Omitted] core area and 4.5[Formula Omitted] on-chip memory area savings when compared to the hardware implementation of the HM-3.0 design.
Author Chandrakasan, Anantha P.
Sze, Vivienne
Sinangil, Mahmut E.
Minhua Zhou
Author_xml – sequence: 1
  givenname: Mahmut E.
  surname: Sinangil
  fullname: Sinangil, Mahmut E.
  email: msinangil@nvidia.com
  organization: Nvidia, Bedford, MA, USA
– sequence: 2
  givenname: Vivienne
  surname: Sze
  fullname: Sze, Vivienne
  email: sze@mit.edu
  organization: Texas Instrum., Dallas, TX, USA
– sequence: 3
  surname: Minhua Zhou
  fullname: Minhua Zhou
  email: zhou@ti.com
  organization: Texas Instrum., Dallas, TX, USA
– sequence: 4
  givenname: Anantha P.
  surname: Chandrakasan
  fullname: Chandrakasan, Anantha P.
  email: anantha@mtl.mit.edu
  organization: Electr. Eng. & Comput. Sci. Dept., Massachusetts Inst. of Technol., Cambridge, MA, USA
BookMark eNp9kMtOAjEUhhuDiYC-gG6auNHFYG9zYWlGFA1GE5DtpMycYgm22JYFb2-5yMKF3fSk_b9zcr4OahlrAKFLSnqUkv7dy3gyfu8xQnmPsZxnaXGC2rQvaEJEIVrbmrNEpCk_Qx3vF4SkeUZFG7nS-oClaXBpG23meKCUrjWYgF9t0NbggQ_6S-7KB_B6bmLSeN2A2z16rKzDQz3_PKL1Bk_jv_1teTMcTMtbPA5xjHTNOTpVcunh4nB30cfjYFIOk9Hb03N5P0pqQdKQNIT2gfEZq4VSwDNQkkpGACRnQFU9o3XcLedNI4mAvBA8i2dGcmBNMWOcd9H1vu_K2e81-FAt7NqZOLKiIiOCCUZFTBX7VO2s9w5UVeuw2yw4qZcVJdXWcLUzXG0NVwfDEWV_0JWLqtzmf-hqD2kAOAJZmrFcUP4DVUSJig
CODEN IJSTGY
CitedBy_id crossref_primary_10_1109_TCSVT_2017_2702194
crossref_primary_10_1109_TCSVT_2024_3507375
crossref_primary_10_1007_s11042_022_14178_z
crossref_primary_10_1109_TCSVT_2018_2890204
crossref_primary_10_1109_TCE_2018_2867823
crossref_primary_10_1109_TCSVT_2015_2496820
crossref_primary_10_1016_j_jvcir_2014_08_007
crossref_primary_10_1016_j_vlsi_2016_12_004
crossref_primary_10_1007_s11554_016_0663_2
crossref_primary_10_1109_TVLSI_2017_2764043
crossref_primary_10_1109_TCSVT_2017_2787194
crossref_primary_10_1049_iet_ipr_2015_0666
crossref_primary_10_1109_TCSVT_2015_2389472
crossref_primary_10_1007_s11265_017_1268_0
crossref_primary_10_1016_j_mejo_2024_106538
crossref_primary_10_1109_MMUL_2023_3253521
crossref_primary_10_1007_s00034_021_01850_2
crossref_primary_10_1109_JSYST_2021_3069477
crossref_primary_10_1109_JSYST_2018_2885538
crossref_primary_10_1007_s10586_018_2333_6
crossref_primary_10_1109_TCSVT_2019_2909693
Cites_doi 10.1109/TCSII.2004.829555
10.1109/ISSCC.2005.1493902
10.1109/MCAS.2004.1286980
10.1109/ICIP.2012.6467163
10.1109/TCSVT.2012.2221191
10.1109/APCCAS.2004.1412836
10.1109/ICIP.2012.6467164
10.1109/ICIP.2010.5652035
10.1109/ISSCC.2010.5434067
10.1109/TCSVT.2012.2221192
10.1109/ICASSP.2007.366253
10.1109/TIP.2000.826791
ContentType Journal Article
Copyright Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Dec 2013
Copyright_xml – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Dec 2013
DBID 97E
RIA
RIE
AAYXX
CITATION
7SP
8FD
H8D
L7M
DOI 10.1109/JSTSP.2013.2273658
DatabaseName IEEE Xplore (IEEE)
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE Electronic Library (IEL)
CrossRef
Electronics & Communications Abstracts
Technology Research Database
Aerospace Database
Advanced Technologies Database with Aerospace
DatabaseTitle CrossRef
Aerospace Database
Technology Research Database
Advanced Technologies Database with Aerospace
Electronics & Communications Abstracts
DatabaseTitleList
Aerospace Database
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1941-0484
EndPage 1028
ExternalDocumentID 3133712871
10_1109_JSTSP_2013_2273658
6562741
Genre orig-research
GroupedDBID -~X
0R~
29I
4.4
5GY
5VS
6IK
97E
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABQJQ
ABVLG
ACIWK
AENEX
AETIX
AGQYO
AGSQL
AHBIQ
AKJIK
AKQYR
ALMA_UNASSIGNED_HOLDINGS
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CS3
DU5
EBS
EJD
F5P
HZ~
IFIPE
IPLJI
JAVBF
LAI
M43
O9-
OCL
RIA
RIE
RNS
AAYXX
CITATION
7SP
8FD
H8D
L7M
RIG
ID FETCH-LOGICAL-c405t-d019e23b2c4ffe36efa1a20eea32e1fcb1c04873dda04e78436666b07e2d8b233
IEDL.DBID RIE
ISICitedReferencesCount 43
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000327547700009&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 1932-4553
IngestDate Mon Jun 30 10:19:22 EDT 2025
Sat Nov 29 04:10:28 EST 2025
Tue Nov 18 21:39:59 EST 2025
Tue Aug 26 16:42:50 EDT 2025
IsDoiOpenAccess false
IsOpenAccess true
IsPeerReviewed true
IsScholarly true
Issue 6
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c405t-d019e23b2c4ffe36efa1a20eea32e1fcb1c04873dda04e78436666b07e2d8b233
Notes ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
OpenAccessLink http://hdl.handle.net/1721.1/95886
PQID 1460424214
PQPubID 75721
PageCount 12
ParticipantIDs crossref_primary_10_1109_JSTSP_2013_2273658
crossref_citationtrail_10_1109_JSTSP_2013_2273658
proquest_journals_1460424214
ieee_primary_6562741
PublicationCentury 2000
PublicationDate 2013-Dec.
2013-12-00
20131201
PublicationDateYYYYMMDD 2013-12-01
PublicationDate_xml – month: 12
  year: 2013
  text: 2013-Dec.
PublicationDecade 2010
PublicationPlace New York
PublicationPlace_xml – name: New York
PublicationTitle IEEE journal of selected topics in signal processing
PublicationTitleAbbrev JSTSP
PublicationYear 2013
Publisher IEEE
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref13
(ref4) 2010
lin (ref7) 2006
ref15
ref20
ref11
ref10
(ref12) 0
ref2
huang (ref14) 2003
ref17
ref16
(ref19) 0
ref18
(ref1) 0
ref3
ref6
ref5
lin (ref9) 2008
chang (ref8) 2007
References_xml – ident: ref15
  doi: 10.1109/TCSII.2004.829555
– ident: ref6
  doi: 10.1109/ISSCC.2005.1493902
– ident: ref2
  doi: 10.1109/MCAS.2004.1286980
– ident: ref20
  doi: 10.1109/ICIP.2012.6467163
– ident: ref13
  doi: 10.1109/TCSVT.2012.2221191
– ident: ref11
  doi: 10.1109/APCCAS.2004.1412836
– ident: ref18
  doi: 10.1109/ICIP.2012.6467164
– start-page: 314
  year: 2008
  ident: ref9
  article-title: A 242 mW 10 mm2 1080p H.264/AVC high-profile encoder chip
  publication-title: Proc IEEE Int Solid-State Circuits Conf (ISSCC)
– ident: ref16
  doi: 10.1109/ICIP.2010.5652035
– ident: ref3
  doi: 10.1109/ISSCC.2010.5434067
– ident: ref5
  doi: 10.1109/TCSVT.2012.2221192
– start-page: 1626
  year: 2006
  ident: ref7
  article-title: A 5 mW MPEG4 SP encoder with 2D bandwidth-sharing motion estimation for mobile applications
  publication-title: Proc IEEE Int Solid-State Circuits Conf (ISSCC)
– start-page: 280
  year: 2007
  ident: ref8
  article-title: A 7 mW-to-183 mW dynamic quality-scalable H.264 video encoder chip
  publication-title: Proc IEEE Int Solid-State Circuits Conf (ISSCC)
– year: 0
  ident: ref1
  publication-title: ?Cisco Virtual Networking Index Global Mobile DataTraffic Forecast Update 2011?2016 ?
– year: 0
  ident: ref19
  publication-title: Taiwan Semiconductor Manufacturing Company Limited
– start-page: 796
  year: 2003
  ident: ref14
  article-title: Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264
  publication-title: Proc IEEE Int Symp Circuits Syst (ISCAS)
– ident: ref17
  doi: 10.1109/ICASSP.2007.366253
– year: 0
  ident: ref12
  publication-title: JCT-VC Reference Software HM-3 0
– year: 2010
  ident: ref4
  article-title: Joint call for proposals on video compression technology
  publication-title: Proc ITU-TSG16/Q6 39th VCEG Meeting
– ident: ref10
  doi: 10.1109/TIP.2000.826791
SSID ssj0057614
Score 2.2707024
Snippet This paper focuses on motion estimation engine design in future high-efficiency video coding (HEVC) encoders. First, a methodology is explained to analyze...
SourceID proquest
crossref
ieee
SourceType Aggregation Database
Enrichment Source
Index Database
Publisher
StartPage 1017
SubjectTerms Algorithms
Bandwidth
Cost control
Efficiency
Hardware
Hardware implementation cost
HEVC
Motion estimation
search algorithm
Video coding
Title Cost and Coding Efficient Motion Estimation Design Considerations for High Efficiency Video Coding (HEVC) Standard
URI https://ieeexplore.ieee.org/document/6562741
https://www.proquest.com/docview/1460424214
Volume 7
WOSCitedRecordID wos000327547700009&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE Electronic Library (IEL)
  customDbUrl:
  eissn: 1941-0484
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0057614
  issn: 1932-4553
  databaseCode: RIE
  dateStart: 20070101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LS8NAEB7a4kEPvqpYrbIHD4qmze6meRyltvSgpVAtvYXsIyBIIn0I_ntnN0kpKIK3QHaXkG9n55udF8B1QEVCk0g5tCdCBzWUcJBG-I6kqZQijJiy0e6zp2A8DufzaFKD-00ujNbaBp_pjnm0vnyVy7W5Kusi9zDVVupQDwK_yNWqTl2kzbT0IDPH6_V4lSDjRl3c4tOJieLiHYba2jft3beUkO2q8uMotvplePC_LzuE_ZJHkocC-COo6ewY9raqCzZh0c-XK5JkivRzo6HIwJaLwIXIs-3dQwYo30XqInm0kRyk6t9Z3OMRZLTERIJspsovMsP3ebXkzWgw69-SaXkhcQKvw8FLf-SULRYciUxt5ShkeJpxwaSXppr7OkXkmKt1wplGuASVKOIBVypxPR2EHkdzxxduoJkKBeP8FBpZnukzIBJ1YKKo8NJQeoFO0bROUsZNlgiXKPctoNU_j2VZf9y0wXiPrR3iRrHFKTY4xSVOLbjbzPkoqm_8ObppkNmMLEFpQbuCNi4FdGksHuP0ZdQ7_33WBeyatYvIlTY0Vou1voQd-bl6Wy6u7N77Bh_v1ig
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1bS8MwFD7MKagP3sXp1Dz4oGhnk_T6KHMycQ5BHXsrzaUgyCpbFfz3nqTtEBTBt0KTtOTLyflOci4AJyEVKU1j5VBfRA5qKOEgjQgcSTMpRRQzZb3dR4NwOIzG4_ihARfzWBittXU-0x3zaO_yVS7fzVHZJXIPk21lARZ9D-2eMlqr3neRONPqDpk5nu_zOkTGjS9xkT8-GD8u3mGorwNT4P2bGrJ1VX5sxlbD3Kz_7982YK1ikuSqhH4TGnqyBavf8gtuw7SbzwqSThTp5kZHkZ5NGIEDkXtbvYf0UMLL4EVybX05SF3BszzJI8hpifEFmXeVn2SE7_N6yNN-b9Q9I4_VkcQOPN_0nrp9pyqy4EjkaoWjkONpxgWTXpZpHugMsWOu1ilnGgETVKKQh1yp1PV0GHkcDZ5AuKFmKhKM811oTvKJ3gMiUQumigovi6QX6gyN6zRj3MSJcImS3wJaz3kiqwzkphDGa2ItETdOLE6JwSmpcGrB-bzPW5l_48_W2waZecsKlBa0a2iTSkRnxuYx176Mevu_9zqG5f7T_SAZ3A7vDmDFfKf0Y2lDs5i-60NYkh_Fy2x6ZNfhF2va2W8
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Cost+and+Coding+Efficient+Motion+Estimation+Design+Considerations+for+High+Efficiency+Video+Coding+%28HEVC%29+Standard&rft.jtitle=IEEE+journal+of+selected+topics+in+signal+processing&rft.au=Sinangil%2C+Mahmut+E.&rft.au=Sze%2C+Vivienne&rft.au=Minhua+Zhou&rft.au=Chandrakasan%2C+Anantha+P.&rft.date=2013-12-01&rft.pub=IEEE&rft.issn=1932-4553&rft.volume=7&rft.issue=6&rft.spage=1017&rft.epage=1028&rft_id=info:doi/10.1109%2FJSTSP.2013.2273658&rft.externalDocID=6562741
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1932-4553&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1932-4553&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1932-4553&client=summon