Design and field programmable gate array implementation of cascade neural network based flux estimator for speed estimation in induction motor drives

This study presents design and hardware implementation of cascade neural network (NN) based flux estimator using field programmable gate array (FPGA) for speed estimation in induction motor drives. The main focus of this study is the FPGA implementation of cascade NN based flux estimator. The major...

Full description

Saved in:

Bibliographic Details
Published in:	IET electric power applications Vol. 11; no. 1; pp. 121 - 131
Main Authors:	Venkadesan, Arunachalam, Himavathi, Srinivasan, Sedhuraman, Karthikeyan, Muthuramalingam, A
Format:	Journal Article
Language:	English
Published:	The Institution of Engineering and Technology 01.01.2017
Subjects:	cascade neural network based flux estimator design cascade NN based flux estimator Cascades cost optimisation cost reduction Elliott function Estimators excitation function execution time reduction field programmable gate array implementation Field programmable gate arrays Flux FPGA implementation Hardware induction motor drives Induction motors layer multiplexing concept minimum bit precision Multiplexing neural nets Neural networks nonlinear activation function power engineering computing resource allocation resource utilization Spartan FPGA kit speed estimation cost reduction field programmable gate array implementation cost optimisation field programmable gate arrays layer multiplexing concept minimum bit precision induction motor drives speed estimation execution time reduction cascade NN based flux estimator power engineering computing Elliott function resource allocation cascade neural network based flux estimator design FPGA implementation excitation function Spartan FPGA kit nonlinear activation function resource utilization neural nets
ISSN:	1751-8660, 1751-8679, 1751-8679
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!