Automatic CNN Model Partitioning for GPU/FPGA-based Embedded Heterogeneous Accelerators using Geometric Programming

Graphics Processing Unit (GPU), dedicated Application Specific Integrated Circuit (ASIC) and Field Programmable Gate Array (FPGA) accelerators are currently platforms of choice for porting Convolutional Neural Networks (CNNs). In this work, an automated Central Processing Unit (CPU)-GPU-FPGA partiti...

Celý popis

Uloženo v:

Podrobná bibliografie
Vydáno v:	Journal of signal processing systems Ročník 95; číslo 10; s. 1203 - 1218
Hlavní autoři:	Carballo-Hernández, Walther, Pelcat, Maxime, Berry, François
Médium:	Journal Article
Jazyk:	angličtina
Vydáno:	New York Springer US 01.10.2023 Springer Nature B.V Springer
Témata:	Accelerators Application specific integrated circuits Artificial neural networks Central processing units Circuits and Systems Co-design Communication Computer Imaging Computer Science Constraints Convexity CPUs Deep learning Design optimization Electrical Engineering Embedded systems Energy consumption Engineering Field programmable gate arrays Graphics processing units Image Processing and Computer Vision Linear programming Mathematical programming Optimization techniques Partitioning Pattern Recognition Pattern Recognition and Graphics Performance measurement Polynomials Signal,Image and Speech Processing Tiling Vision Workloads Convolutional Neural Network Embedded design Heterogeneous platform Mathematical optimization Geometric programming
ISSN:	1939-8018, 1939-8115
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

Buďte první, kdo okomentuje tento záznam!