Evaluation of a spectral element CFD code on parallel architectures

We present an evaluation of a Spectral Element Navier-Stokes solver on three generations of parallel architecture. The parallel platforms used are a network of Transputers, an Intel iPSC/860 and a Meiko CS2. While performance on the older Transputer and iPSC/860 machines is fairly predictable, the b...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Parallel computing Jg. 21; H. 7; S. 1137 - 1150
Hauptverfasser: Floros, N., Reeve, J.S.
Format: Journal Article
Sprache:Englisch
Veröffentlicht: Amsterdam Elsevier B.V 1995
Elsevier
Schlagworte:
Applied sciences
Computational fluid dynamics
Computer science; control theory; systems
Computer systems and distributed systems. User interface
Data storage equipment
Distributed computer systems
Distributed memory multiprocessor
Exact sciences and technology
Hierarchical systems
Hypercube
Incompressible Navier-Stokes
Multiprocessing systems
Navier Stokes equations
Problem solving
Simulation
Software
Transputer array
Transputers
Computational fluid dynamics
Distributed memory multiprocessor
Transputer array
Incompressible Navier-Stokes
Hypercube
Evaluation
Distributed memory multiprocessor system
Fluid dynamics
Transputer
Navier Stokes equation
Incompressible fluid
ISSN:0167-8191, 1872-7336
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:We present an evaluation of a Spectral Element Navier-Stokes solver on three generations of parallel architecture. The parallel platforms used are a network of Transputers, an Intel iPSC/860 and a Meiko CS2. While performance on the older Transputer and iPSC/860 machines is fairly predictable, the behaviour of the code on the SPARC-10 based Meiko CS2 demonstrated the influence of the internal memory hierachy on performance. These effects give the code problem dependent performance parameters that makes scaling properties difficult to quantify. Our code however, seems future proof, provided sufficiently large problems can be found to overcome the relatively large communications costs with respect to the processor speed.
Bibliographie:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISSN:0167-8191
1872-7336
DOI:10.1016/0167-8191(95)00010-L