A hardware-oriented gold-washing adaptive vector quantizer and its VLSI architectures for image data compression

The gold-washing (GW) mechanism is an efficient on-line codebook refining technique for adaptive vector quantization (AVQ). However, the mechanism is essentially not suitable for hardware implementation. We propose a hardware-oriented GW-AVQ scheme based on the least-recently-used (LRU) strategy for...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on circuits and systems for video technology Jg. 10; H. 8; S. 1502 - 1513
Hauptverfasser: MIAOU, Shaou-Gang, CHUNG, Wen-Song
Format: Journal Article
Sprache:Englisch
Veröffentlicht: New York, NY IEEE 01.12.2000
Institute of Electrical and Electronics Engineers
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:
ISSN:1051-8215, 1558-2205
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract The gold-washing (GW) mechanism is an efficient on-line codebook refining technique for adaptive vector quantization (AVQ). However, the mechanism is essentially not suitable for hardware implementation. We propose a hardware-oriented GW-AVQ scheme based on the least-recently-used (LRU) strategy for codevector selection and the block-data-interpolation (BDI) algorithm for vector generation. We also present the VLSI architectures for the key components of GW-AVQ, including a 2-D systolic array (SABVQ) and a 1-D linear array (LABVQ) for full-search VQ, a pipeline BDI encoder (PBDI-E) and decoder (PBDI-D), and the LRU strategy. The SABVQ architecture can perform in O(k) time with O(N+N/k) area and O(k) I/O complexity; the LABVQ architecture reaches O(N) time, O(k+1) area, and O(k) I/O complexity, where k and N are the codevector dimension and codebook size, respectively. The PBDI architecture reaches O(1) time, O(k) area, and O(1) I/O complexity. The LRU architecture can perform in O(1) time, O(N) area and O(1) I/O complexity. With VHDL implementation, the maximum computational capacity of SABVQ, LABVQ, five-stage PBDI-E, PBDI-D, and LRU are 45, 2.8, 1667, 2232, and 246 (10/sup 6/ samples/s), respectively. These results are good enough for most of the practical image compression systems.
AbstractList The gold-washing (GW) mechanism is an efficient on-line codebook refining technique for adaptive vector quantization (AVQ). However, the mechanism is essentially not suitable for hardware implementation. We propose a hardware-oriented GW-AVQ scheme based on the least-recently-used (LRU) strategy for codevector selection and the block-data-interpolation (BDI) algorithm for vector generation. We also present the VLSI architectures for the key components of GW-AVQ, including a 2-D systolic array (SABVQ) and a 1-D linear array (LABVQ) for full-search VQ, a pipeline BDI encoder (PBDI-E) and decoder (PBDI-D), and the LRU strategy. The SABVQ architecture can perform in O(k) time with O(N N/k) area and O(k) I/O complexity; the LABVQ architecture reaches O(N) time, O(k 1) area, and O(k) I/O complexity, where k and N are the codevector dimension and codebook size, respectively. The PBDI architecture reaches O(1) time, O(k) area, and O(1) I/O complexity. The LRU architecture can perform in O(1) time, O(N) area and O(1) I/O complexity. With VHDL implementation, the maximum computational capacity of SABVQ, LABVQ, five-stage PBDI-E, PBDI-D, and LRU are 45, 2.8, 1667, 2232, and 246 (10(6) samples/s), respectively. These results are good enough for most of the practical image compression systems
The gold-washing (GW) mechanism is an efficient on-line codebook refining technique for adaptive vector quantization (AVQ). However, the mechanism is essentially not suitable for hardware implementation. We propose a hardware-oriented GW-AVQ scheme based on the least-recently-used (LRU) strategy for codevector selection and the block-data-interpolation (BDI) algorithm for vector generation. We also present the VLSI architectures for the key components of GW-AVQ, including a 2-D systolic array (SABVQ) and a 1-D linear array (LABVQ) for full-search VQ, a pipeline BDI encoder (PBDI-E) and decoder (PBDI-D), and the LRU strategy. The SABVQ architecture can perform in O(k) time with O(N+N/k) area and O(k) I/O complexity; the LABVQ architecture reaches O(N) time, O(k+1) area, and O(k) I/O complexity, where k and N are the codevector dimension and codebook size, respectively. The PBDI architecture reaches O(1) time, O(k) area, and O(1) I/O complexity. The LRU architecture can perform in O(1) time, O(N) area and O(1) I/O complexity. With VHDL implementation, the maximum computational capacity of SABVQ, LABVQ, five-stage PBDI-E, PBDI-D, and LRU are 45, 2.8, 1667, 2232, and 246 (10 super(6) samples/s), respectively. These results are good enough for most of the practical image compression systems
The gold-washing (GW) mechanism is an efficient on-line codebook refining technique for adaptive vector quantization (AVQ).
The gold-washing (GW) mechanism is an efficient on-line codebook refining technique for adaptive vector quantization (AVQ). However, the mechanism is essentially not suitable for hardware implementation. In this paper, we propose a hardware-oriented GW-AVQ scheme based on the least-recently-used (LRU) strategy for codevector selection and the block-data-interpolation (BDI) algorithm for vector generation. We also present the VLSI architectures for the key components of GW-AVQ, including a 2-D systolic array (SABVQ) and a 1-D linear array (LABVQ) for full-search VQ, a pipeline BDI encoder (PBDI-E) and decoder (PBDI-D), and the LRU strategy. The SABVQ architecture can perform in O(k) time with O(N + N/k) area and O(k) I/O complexity; the LABVQ architecture reaches O(N) time, O(k + 1) area, and O(k) I/O complexity, where k and N are the codevector dimension and codebook size, respectively. The PBDI architecture reaches O(1) time, O(k) area, and O(1) I/O complexity. The LRU architecture can perform in O(1) time, O(N) area and O(1) I/O complexity. With VHDL implementation, the maximum computational capacity of SABVQ, LABVQ, five-stage PBDI-E, PBDI-D, and LRU are 45, 2.8, 1667, 2232, and 246 (10 super(6) samples/s), respectively. These results are good enough for most of the practical image compression systems.
The gold-washing (GW) mechanism is an efficient on-line codebook refining technique for adaptive vector quantization (AVQ). However, the mechanism is essentially not suitable for hardware implementation. We propose a hardware-oriented GW-AVQ scheme based on the least-recently-used (LRU) strategy for codevector selection and the block-data-interpolation (BDI) algorithm for vector generation. We also present the VLSI architectures for the key components of GW-AVQ, including a 2-D systolic array (SABVQ) and a 1-D linear array (LABVQ) for full-search VQ, a pipeline BDI encoder (PBDI-E) and decoder (PBDI-D), and the LRU strategy. The SABVQ architecture can perform in O(k) time with O(N+N/k) area and O(k) I/O complexity; the LABVQ architecture reaches O(N) time, O(k+1) area, and O(k) I/O complexity, where k and N are the codevector dimension and codebook size, respectively. The PBDI architecture reaches O(1) time, O(k) area, and O(1) I/O complexity. The LRU architecture can perform in O(1) time, O(N) area and O(1) I/O complexity. With VHDL implementation, the maximum computational capacity of SABVQ, LABVQ, five-stage PBDI-E, PBDI-D, and LRU are 45, 2.8, 1667, 2232, and 246 (10/sup 6/ samples/s), respectively. These results are good enough for most of the practical image compression systems.
Author Shaou-Gang Miaou
Wen-Song Chung
Author_xml – sequence: 1
  givenname: Shaou-Gang
  surname: MIAOU
  fullname: MIAOU, Shaou-Gang
  organization: Communication Technology Research Lab, Department of Electronic Engineering, Chung-Yuan Christian University, Chung-Li 320, Taiwan, Province of China
– sequence: 2
  givenname: Wen-Song
  surname: CHUNG
  fullname: CHUNG, Wen-Song
  organization: Communication Technology Research Lab, Department of Electronic Engineering, Chung-Yuan Christian University, Chung-Li 320, Taiwan, Province of China
BackLink http://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=820721$$DView record in Pascal Francis
BookMark eNqF0c1rHCEUAPChpNAk7aHXnqSFlBwmUcfPYwj9CCz00I-ruPpm1zCrE3UT2r--hkkJhNKelOfvPfW9o-4gpghd95rgM0KwPpfiTCmNBX7WHRLOVU8p5gdtjznpFSX8RXdUyjXGhCkmD7v5Am1t9nc2Q59ygFjBo02afH9nyzbEDbLezjXcAroFV1NGN3sba_gFGdnoUagF_Vh9vUI2u22ojewzFDQ2GHZ2A8jbapFLu7mFS0jxZfd8tFOBVw_rcff944dvl5_71ZdPV5cXq94Nmtd-EAozqhyzVEsllOQjWwsvqIJxWLPBUZAY1kp4CcyTFtQaU0_BkkHJUQ3H3ful7pzTzR5KNbtQHEyTjZD2xWjCxMCx5k2e_FNSNdw_hf0fMom1ILjBt0_gddrn2L5rNMWCszaNht49IFucncZsowvFzLn1Lf80imJJSVPni3I5lZJhNC5UW1sja7ZhMgSb-7kbKcwy95Zx-iTjT8m_2TeLDQDwePVy-BvvbLaK
CODEN ITCTEM
CitedBy_id crossref_primary_10_1023_A_1021106204987
Cites_doi 10.1109/ICASSP.1987.1169556
10.1109/76.285621
10.1049/el:19850483
10.1109/18.490547
10.1109/TCOM.1986.1096600
10.1007/978-1-4615-3626-0
10.1109/76.257223
10.1109/ICASSP.1985.1168450
10.1109/30.320813
10.1109/29.7553
10.1109/76.97977
10.1109/18.490546
10.1109/18.705559
10.1109/31.44344
ContentType Journal Article
Copyright 2001 INIST-CNRS
Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2000
Copyright_xml – notice: 2001 INIST-CNRS
– notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2000
DBID RIA
RIE
AAYXX
CITATION
IQODW
7SC
7SP
8FD
JQ2
L7M
L~C
L~D
F28
FR3
DOI 10.1109/76.889060
DatabaseName IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE Electronic Library (IEL)
CrossRef
Pascal-Francis
Computer and Information Systems Abstracts
Electronics & Communications Abstracts
Technology Research Database
ProQuest Computer Science Collection
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts – Academic
Computer and Information Systems Abstracts Professional
ANTE: Abstracts in New Technology & Engineering
Engineering Research Database
DatabaseTitle CrossRef
Technology Research Database
Computer and Information Systems Abstracts – Academic
Electronics & Communications Abstracts
ProQuest Computer Science Collection
Computer and Information Systems Abstracts
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts Professional
Engineering Research Database
ANTE: Abstracts in New Technology & Engineering
DatabaseTitleList Technology Research Database
Technology Research Database
Technology Research Database
Technology Research Database

Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
Applied Sciences
Physics
Architecture
EISSN 1558-2205
EndPage 1513
ExternalDocumentID 2582280921
820721
10_1109_76_889060
889060
GroupedDBID -~X
0R~
29I
4.4
5GY
5VS
6IK
97E
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABQJQ
ABVLG
ACGFO
ACGFS
ACIWK
AENEX
AETIX
AGQYO
AGSQL
AHBIQ
AI.
AIBXA
AKJIK
AKQYR
ALLEH
ALMA_UNASSIGNED_HOLDINGS
ASUFR
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CS3
DU5
EBS
EJD
HZ~
H~9
ICLAB
IFIPE
IFJZH
IPLJI
JAVBF
LAI
M43
O9-
OCL
P2P
RIA
RIE
RNS
RXW
TAE
TN5
VH1
AAYXX
CITATION
IQODW
RIG
7SC
7SP
8FD
JQ2
L7M
L~C
L~D
F28
FR3
ID FETCH-LOGICAL-c395t-3680428c4a29786875f4b6d628ef3b43c2e70eb86d7e4d1ef39902d2ea1387f83
IEDL.DBID RIE
ISICitedReferencesCount 1
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000165834300015&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 1051-8215
IngestDate Sun Sep 28 14:36:07 EDT 2025
Sun Sep 28 01:52:15 EDT 2025
Sat Sep 27 21:18:17 EDT 2025
Sun Jun 29 15:16:23 EDT 2025
Mon Jul 21 09:09:57 EDT 2025
Tue Nov 18 22:21:02 EST 2025
Sat Nov 29 01:43:52 EST 2025
Tue Aug 26 21:00:28 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 8
Keywords VLSI circuit
Vector quantization
Image processing
Pipelines
Data compression
Image databank
Gold coating
Decoding circuit
Encoding
Experimental study
Adaptive method
Implementation
Algorithms
Computer hardware
Linear antennas
Strategy
Quantifier
Systolic arrays
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
CC BY 4.0
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c395t-3680428c4a29786875f4b6d628ef3b43c2e70eb86d7e4d1ef39902d2ea1387f83
Notes ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ObjectType-Article-2
ObjectType-Feature-1
content type line 23
PQID 920654105
PQPubID 23500
PageCount 12
ParticipantIDs pascalfrancis_primary_820721
proquest_journals_920654105
proquest_miscellaneous_914635095
crossref_primary_10_1109_76_889060
ieee_primary_889060
proquest_miscellaneous_28304284
crossref_citationtrail_10_1109_76_889060
proquest_miscellaneous_24709610
PublicationCentury 2000
PublicationDate 2000-12-01
PublicationDateYYYYMMDD 2000-12-01
PublicationDate_xml – month: 12
  year: 2000
  text: 2000-12-01
  day: 01
PublicationDecade 2000
PublicationPlace New York, NY
PublicationPlace_xml – name: New York, NY
– name: New York
PublicationTitle IEEE transactions on circuits and systems for video technology
PublicationTitleAbbrev TCSVT
PublicationYear 2000
Publisher IEEE
Institute of Electrical and Electronics Engineers
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: Institute of Electrical and Electronics Engineers
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref13
ref12
ref15
ref14
gersho (ref2) 1985
ref11
ref10
jain (ref17) 1989
ref1
ref19
ref8
ref7
miaou (ref9) 1997
sklar (ref18) 1988
ref3
ref6
ref5
madnick (ref16) 1978
zeger (ref4) 1992; 3
References_xml – year: 1988
  ident: ref18
  publication-title: Digital Communication&#x2014 Fundamentals and Applications
– ident: ref10
  doi: 10.1109/ICASSP.1987.1169556
– year: 1989
  ident: ref17
  publication-title: Fundamentals of Digital Image Processing
– ident: ref8
  doi: 10.1109/76.285621
– ident: ref11
  doi: 10.1049/el:19850483
– ident: ref6
  doi: 10.1109/18.490547
– ident: ref3
  doi: 10.1109/TCOM.1986.1096600
– ident: ref1
  doi: 10.1007/978-1-4615-3626-0
– ident: ref13
  doi: 10.1109/76.257223
– start-page: 133
  year: 1985
  ident: ref2
  article-title: adaptive vector quantization by progressive codevector replacement
  publication-title: Proc IEEE Int l Conf Acoustics Speech and Signal Processing
  doi: 10.1109/ICASSP.1985.1168450
– ident: ref19
  doi: 10.1109/30.320813
– ident: ref15
  doi: 10.1109/29.7553
– ident: ref14
  doi: 10.1109/76.97977
– start-page: 155
  year: 1978
  ident: ref16
  publication-title: Operating Systems
– start-page: 231
  year: 1997
  ident: ref9
  article-title: an image data interpolation algorithm for gold-washing adaptive vector quantizer
  publication-title: Proc Comput Vision Graph Image Processing
– ident: ref5
  doi: 10.1109/18.490546
– ident: ref7
  doi: 10.1109/18.705559
– volume: 3
  start-page: 381
  year: 1992
  ident: ref4
  article-title: universal adaptive vector quantization by progressive codevector replacement
  publication-title: Proc Int Conf Acoust Speech Signal Processing
– ident: ref12
  doi: 10.1109/31.44344
SSID ssj0014847
Score 1.6220819
Snippet The gold-washing (GW) mechanism is an efficient on-line codebook refining technique for adaptive vector quantization (AVQ). However, the mechanism is...
The gold-washing (GW) mechanism is an efficient on-line codebook refining technique for adaptive vector quantization (AVQ).
SourceID proquest
pascalfrancis
crossref
ieee
SourceType Aggregation Database
Index Database
Enrichment Source
Publisher
StartPage 1502
SubjectTerms Applied sciences
Architecture
Complexity
Computer architecture
Computers in experimental physics
Costs
Data compression
Decoding
Exact sciences and technology
Fundamental areas of phenomenology (including applications)
Hardware
Image coding
Image forming and processing
Image processing
Imaging and optical processing
Information, signal and communications theory
Instruments, apparatus, components and techniques common to several branches of physics and astronomy
Integrated circuits
Mathematical analysis
Optics
Physics
Pipelines
Signal processing
Strategy
Systolic arrays
Telecommunications and information theory
Vector quantization
Vectors (mathematics)
Very large scale integration
Title A hardware-oriented gold-washing adaptive vector quantizer and its VLSI architectures for image data compression
URI https://ieeexplore.ieee.org/document/889060
https://www.proquest.com/docview/920654105
https://www.proquest.com/docview/24709610
https://www.proquest.com/docview/28304284
https://www.proquest.com/docview/914635095
Volume 10
WOSCitedRecordID wos000165834300015&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE Electronic Library (IEL)
  customDbUrl:
  eissn: 1558-2205
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0014847
  issn: 1051-8215
  databaseCode: RIE
  dateStart: 19910101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1Ja9wwFH6koYf20KZpS51VlB56UWIt1nIMIaGBEAJdyM3IWspAak_HMwnk11eSPdOEpoXejPQMQk96i97yAXzgVRlMqQNuqsZiTqKf0hBtMVHGciaJDsxmsAl5caGurvTl2Gc718J473PymT9InzmW7zq7SE9lh0rpUkT__ImUYijVWgUMuMpYYtFaIFhFNTY2ESKlPpTiYPjxgerJWCopE9L0cTPCgGLxh0DOWub05X-tbwNejMYkOhq4_wrWfLsJz--1GHwN0yOU6qpuzczjLvU0jhYm-t5dO3w7wCgh48w0yTx0kx_w0c9F3OzJnZ8h0zo0mffo2_nnM3Q_4tCjaOqiyY8oi1BKMUUpMX1IqG3fwNfTky_Hn_CIsoAt09UcM6GS32S5odGjFNF_CbwRTlDlA2s4s9TL0jdKOOm5I3EwKjDqqDeEKRkUewvrbdf6d4Ak4SF4Q2mgmttAGme5l8JUhkotqC3g45IBtR1bkCckjOs6uyKlrqWoh00s4P2KdDr03XiMaDMxYUWwHN15wNTf0zQ1gytge8njeryvfa1pKrKNp6eA_dVsvGgpemJa3y36mnKZ4HHKf1Co9DakeAHoLxQ66iUWTbRq69GVb8OzXOmfs2V2YH0-W_hdeGpv5pN-tpcP_C90zwGY
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1baxQxFD5IFdQHL1VxbLVBfPAl7eQyuTwWsbS4LoJV-jZkcpGFOrPu7LbgrzfJzK4tVsG3ITkDISc5l5zLB_CGV2UwpQ64qRqLOYl-SkO0xUQZy5kkOjCbwSbkdKrOzvSnsc92roXx3ufkM7-fPnMs33V2lZ7KDpTSpYj--e0EnDUWa21CBlxlNLFoLxCsoiIb2wiRUh9IsT_8ek35ZDSVlAtp-rgdYcCx-EMkZz1z9PC_VvgIHozmJDoc-P8Ybvl2G-5faTL4BOaHKFVWXZqFx13qahxtTPStO3f4cgBSQsaZeZJ66CI_4aMfq7jds59-gUzr0GzZo6-TzyfoasyhR9HYRbPvURqhlGSKUmr6kFLbPoUvR-9P3x3jEWcBW6arJWZCJc_JckOjTymiBxN4I5ygygfWcGapl6VvlHDSc0fiYFRh1FFvCFMyKPYMttqu9c8BScJD8IbSQDW3gTTOci-FqQyVWlBbwNs1A2o7NiFPWBjndXZGSl1LUQ-bWMDrDel86LxxE9F2YsKGYD26e42pv6dpagdXwM6ax_V4Y_ta01RmG09PAXub2XjVUvzEtL5b9TXlMgHklP-gUOl1SPEC0F8odNRMLBpp1YsbV74Hd49PP07qycn0ww7cy3X_OXdmF7aWi5V_CXfsxXLWL17lw_8L-b4E4Q
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=A+hardware-oriented+gold-washing+adaptive+vector+quantizer+and+its+VLSI+architectures+for+image+data+compression&rft.jtitle=IEEE+transactions+on+circuits+and+systems+for+video+technology&rft.au=Miaou%2C+Shaou-Gang&rft.au=Chung%2C+Wen-Song&rft.date=2000-12-01&rft.issn=1051-8215&rft.volume=10&rft.issue=8&rft_id=info:doi/10.1109%2F76.889060&rft.externalDBID=NO_FULL_TEXT
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1051-8215&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1051-8215&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1051-8215&client=summon