Adaptive Runtime-Assisted Block Prefetching on Chip-Multiprocessors

Memory stalls are a significant source of performance degradation in modern processors. Data prefetching is a widely adopted and well studied technique used to alleviate this problem. Prefetching can be performed by the hardware, or be initiated and controlled by software. Among software controlled...

Full description

Saved in:

Bibliographic Details
Published in:	International journal of parallel programming Vol. 45; no. 3; pp. 530 - 550
Main Authors:	Garcia, Victor, Rico, Alejandro, Villavieja, Carlos, Carpenter, Paul, Navarro, Nacho, Ramirez, Alex
Format:	Journal Article Publication
Language:	English
Published:	New York Springer US 01.06.2017 Springer Nature B.V
Subjects:	Analysis Arquitectura de computadors Benchmarks Cache Cache memories Cache memory Central processing units Computer programming Computer programs Computer Science CPUs Dynamical systems Engine blocks Engines Gestió de memòria (Informàtica) Hardware Informàtica Memòria cau Prefetch Processor Architectures Schedules Software Software Engineering/Programming and Operating Systems Stall Studies Task based programming models Theory of Computation Àrees temàtiques de la UPC Prefetch Cache memories Task based programming models
ISSN:	0885-7458, 1573-7640
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!