A System-on-a-Chip Implementation for Embedded Real-Time Model Predictive Control

This paper presents a hardware architecture for embedded real-time model predictive control (MPC). The computational cost of an MPC problem, which relies on the solution of an optimization problem at every time step, is dominated by operations on real matrices. In order to design an efficient and lo...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on control systems technology Vol. 17; no. 5; pp. 1006 - 1017
Main Authors:	Vouzis, P.D., Kothare, M.V., Bleris, L.G., Arnold, M.G.
Format:	Journal Article
Language:	English
Published:	New York, NY IEEE 01.09.2009 Institute of Electrical and Electronics Engineers The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	Algorithms Application specific processors Applied sciences Architecture Arithmetic Computational efficiency Computer architecture Computer science; control theory; systems Control theory. Systems Coprocessors Design Design engineering Embedded systems Exact sciences and technology Hardware logarithmic number system (LNS) Mathematical models Microdevice Microprocessors model predictive control (MPC) Optimal control Predictive control Predictive models Real time Real time systems Studies System-on-a-chip system-on-chip Description language Processor Arithmetics Logarithmic function Non linear control Field programmable gate array Real time Optimization model predictive control (MPC) Circuit architecture Boarded computer Model predictive control Embedded systems Coprocessor Performance requirement Optimal control logarithmic number system (LNS) Arithmetic operation Custom circuit system-on-chip Microdevice Antenna Real matrix
ISSN:	1063-6536, 1558-0865
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!