Low-cost ANS encoder for lossless data compression in FPGAs

We present the implementation of the hardware ANS compressor in FPGAs. The main goal of the design was to propose a solution suitable to low-cost, low-energy embedded systems. We propose the streaming-rANS algorithm of the ANS family as a target for the implementation. Also, we propose a set of algo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:International Journal of Electronics and Telecommunications Jg. 70; H. 1; S. 219
Hauptverfasser: Pastuła, Magdalena, Russek, Paweł, Wiatr, Kazimierz
Format: Journal Article
Sprache:Englisch
Veröffentlicht: Warsaw Polish Academy of Sciences 01.01.2024
Schlagworte:
Algorithms
asymmetric numeral systems(ans)
Codec
Data compression
Embedded systems
Energy consumption
fpga
hardware codecs
lossless compression
Lossless equipment
Low cost
Parameters
ISSN:2300-1933, 2081-8491, 2300-1933
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:We present the implementation of the hardware ANS compressor in FPGAs. The main goal of the design was to propose a solution suitable to low-cost, low-energy embedded systems. We propose the streaming-rANS algorithm of the ANS family as a target for the implementation. Also, we propose a set of algorithm parameters that substantially reduce the use of FPGA resources, and we examine what is the influence of the chosen parameters on compression performance. Further, we compare our design to the lossless codecs found in literature, and to the streaming-rANS codecs with arbitrary parameters.
Bibliographie:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:2300-1933
2081-8491
2300-1933
DOI:10.24425/ijet.2024.149534