Integrated Memory Controllers with Parallel Coherence Streams

Previous work in scalable hardware distributed shared memory (DSM) multiprocessors has established the critical and dominant role that protocol processing bandwidth (or its inverse, occupancy) plays in determining overall performance in architectures with standalone memory/coherence controllers. How...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on parallel and distributed systems Vol. 18; no. 8; pp. 1159 - 1173
Main Authors:	Chaudhuri, M., Heinrich, M.
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.08.2007 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	Analytical models Bandwidth Coherence Control systems Controllers Distributed memory Engines Hardware Memory architecture Microorganisms Microprocessors Performance enhancement Protocol Protocols Streams Studies System-on-a-chip
ISSN:	1045-9219, 1558-2183
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!