Low complexity bit-parallel multipliers for a class of finite fields

New implementations of bit-parallel multipliers for a class of finite fields are proposed. The class of finite fields is constructed with irreducible AOPs (all one polynomials) and ESPs (equally spaced polynomials). The size and time complexities of our proposed multipliers are lower than or equal t...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:IEEE transactions on computers Ročník 47; číslo 8; s. 883 - 887
Hlavní autori: Huapeng Wu, Hasan, M.A.
Médium: Journal Article
Jazyk:English
Vydavateľské údaje: New York, NY IEEE 01.08.1998
Institute of Electrical and Electronics Engineers
Predmet:
Applied sciences
Cryptography
Design. Technologies. Operation analysis. Testing
Electronics
Electrostatic precipitators
Exact sciences and technology
Galois fields
Integrated circuits
Message-oriented middleware
Polynomials
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Integrated circuits
Multiplier
Finite field
Implementation
ISSN:0018-9340
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:New implementations of bit-parallel multipliers for a class of finite fields are proposed. The class of finite fields is constructed with irreducible AOPs (all one polynomials) and ESPs (equally spaced polynomials). The size and time complexities of our proposed multipliers are lower than or equal to those of the previously proposed multipliers of the same class.
Bibliografia:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISSN:0018-9340
DOI:10.1109/12.707588