FPGA implementation of low complexity LDPC iterative decoder

Low-density parity-check (LDPC) codes, proposed by Gallager, emerged as a class of codes which can yield very good performance on the additive white Gaussian noise channel as well as on the binary symmetric channel. LDPC codes have gained lots of importance due to their capacity achieving property a...

Celý popis

Uložené v:

Podrobná bibliografia
Vydané v:	International journal of electronics Ročník 103; číslo 7; s. 1112 - 1126
Hlavní autori:	Verma, Shivani, Sharma, Sanjay
Médium:	Journal Article
Jazyk:	English
Vydavateľské údaje:	Abingdon Taylor & Francis 02.07.2016 Taylor & Francis LLC
Predmet:	Algorithms Architecture Channels check-node unit Codes Complexity Decoders Decoding Electrical engineering Error correcting codes iterative decoding algorithms LDPC Message passing parity-check matrix Propagation SMPA
ISSN:	0020-7217, 1362-3060
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!

Buďte prvý, kto okomentuje tento záznam!