Verma, S., & Sharma, S. (2016). FPGA implementation of low complexity LDPC iterative decoder. International journal of electronics, 103(7), 1112-1126. https://doi.org/10.1080/00207217.2015.1087052
Citace podle Chicago (17th ed.)Verma, Shivani, a Sanjay Sharma. "FPGA Implementation of Low Complexity LDPC Iterative Decoder." International Journal of Electronics 103, no. 7 (2016): 1112-1126. https://doi.org/10.1080/00207217.2015.1087052.
Citace podle MLA (9th ed.)Verma, Shivani, a Sanjay Sharma. "FPGA Implementation of Low Complexity LDPC Iterative Decoder." International Journal of Electronics, vol. 103, no. 7, 2016, pp. 1112-1126, https://doi.org/10.1080/00207217.2015.1087052.
Upozornění: Tyto citace jsou generovány automaticky. Nemusí být zcela správně podle citačních pravidel..