Buffer Optimization in Network-on-Chip Through Flow Regulation

For network-on-chip (NoC) designs, optimizing buffers is an essential task since buffers are a major source of cost and power consumption. This paper proposes flow regulation and has defined a regulation spectrum as a means for system-on-chip architects to control delay and backlog bounds. The regul...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE transactions on computer-aided design of integrated circuits and systems Jg. 29; H. 12; S. 1973 - 1986
Hauptverfasser:	Jafari, F, Zhonghai Lu, Jantsch, A, Yaghmaee, M H
Format:	Journal Article
Sprache:	Englisch
Veröffentlicht:	New York IEEE 01.12.2010 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:	Adaptation model Buffer size buffer variance Buffers Control Control systems Delay Design engineering Electrical engineering, electronics and photonics Electronics Elektronik Elektroteknik, elektronik och fotonik interior point method Minimization network-on-chip (NoC) Optimization Optimization algorithms optimization problem Packet switching Power demand Reduction Regulation Run time (computers) Studies System-on-a-chip TECHNOLOGY TEKNIKVETENSKAP Variance
ISSN:	0278-0070, 1937-4151, 1937-4151
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!