Buffer Optimization in Network-on-Chip Through Flow Regulation
For network-on-chip (NoC) designs, optimizing buffers is an essential task since buffers are a major source of cost and power consumption. This paper proposes flow regulation and has defined a regulation spectrum as a means for system-on-chip architects to control delay and backlog bounds. The regul...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on computer-aided design of integrated circuits and systems Jg. 29; H. 12; S. 1973 - 1986 |
|---|---|
| Hauptverfasser: | , , , |
| Format: | Journal Article |
| Sprache: | Englisch |
| Veröffentlicht: |
New York
IEEE
01.12.2010
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Schlagworte: | |
| ISSN: | 0278-0070, 1937-4151, 1937-4151 |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Abstract | For network-on-chip (NoC) designs, optimizing buffers is an essential task since buffers are a major source of cost and power consumption. This paper proposes flow regulation and has defined a regulation spectrum as a means for system-on-chip architects to control delay and backlog bounds. The regulation is performed per flow for its peak rate and burstiness. However, many flows may have conflicting regulation requirements due to interferences with each other. Based on the regulation spectrum, this paper optimizes the regulation parameters aiming for buffer optimization. Three timing-constrained buffer optimization problems are formulated, namely, buffer size minimization, buffer variance minimization, and multiobjective optimization, which has both buffer size and variance as minimization objectives. Minimizing buffer variance is also important because it affects the modularity of routers and network interfaces. A realistic case study exhibits 62.8% reduction of total buffers, 84.3% reduction of total latency, and 94.4% reduction on the sum of variances of buffers. Likewise, the experimental results demonstrate similar improvements in the case of synthetic traffic patterns. The optimization algorithm has low run-time complexity, enabling quick exploration of large design spaces. This paper concludes that optimal flow regulation can be a highly valuable instrument for buffer optimization in NoC designs. |
|---|---|
| AbstractList | For network-on-chip (NoC) designs, optimizing buffers is an essential task since buffers are a major source of cost and power consumption. This paper proposes flow regulation and has defined a regulation spectrum as a means for system-on-chip architects to control delay and backlog bounds. The regulation is performed per flow for its peak rate and burstiness. However, many flows may have conflicting regulation requirements due to interferences with each other. Based on the regulation spectrum, this paper optimizes the regulation parameters aiming for buffer optimization. Three timing-constrained buffer optimization problems are formulated, namely, buffer size minimization, buffer variance minimization, and multiobjective optimization, which has both buffer size and variance as minimization objectives. Minimizing buffer variance is also important because it affects the modularity of routers and network interfaces. A realistic case study exhibits 62.8% reduction of total buffers, 84.3% reduction of total latency, and 94.4% reduction on the sum of variances of buffers. Likewise, the experimental results demonstrate similar improvements in the case of synthetic traffic patterns. The optimization algorithm has low run-time complexity, enabling quick exploration of large design spaces. This paper concludes that optimal flow regulation can be a highly valuable instrument for buffer optimization in NoC designs. |
| Author | Zhonghai Lu Yaghmaee, M H Jafari, F Jantsch, A |
| Author_xml | – sequence: 1 givenname: F surname: Jafari fullname: Jafari, F email: fjafari@kth.se organization: Dept. of Electron. Syst., R. Inst. of Technol., Stockholm, Sweden – sequence: 2 surname: Zhonghai Lu fullname: Zhonghai Lu email: zhonghai@kth.se organization: Dept. of Electron. Syst., R. Inst. of Technol., Stockholm, Sweden – sequence: 3 givenname: A surname: Jantsch fullname: Jantsch, A email: axel@kth.se organization: Dept. of Electron. Syst., R. Inst. of Technol., Stockholm, Sweden – sequence: 4 givenname: M H surname: Yaghmaee fullname: Yaghmaee, M H email: hyaghmae@ferdowsi.um.ac.ir organization: Comput. Dept., Ferdowsi Univ. of Mashhad, Mashhad, Iran |
| BackLink | https://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-27375$$DView record from Swedish Publication Index (Kungliga Tekniska Högskolan) |
| BookMark | eNp90U1LwzAYB_AgE9zUDyBeCh68WH3y0qS9CHPzDYaCTK8hS9Mt2jU1aRn66e2cetjBUwj8_uHJ8x-gXuUqg9ARhnOMIbuYjobjcwLdlQCnmMIO6uOMipjhBPdQH4hIYwABe2gQwisAZgnJ-ujyqi0K46PHurFL-6ka66rIVtGDaVbOv8WuikcLW0fThXftfBHdlG4VPZl5W37TA7RbqDKYw59zHz3fXE9Hd_Hk8fZ-NJzEmnLSxJzmopsqUVTzGeWKqIzNZooxrQBSCpwrnGuh0jzNMCjDFBNFlgutSY6hEHQfnW3eDStTtzNZe7tU_kM6ZeXYvgyl83P51iwkEVQkHT_d8Nq799aERi5t0KYsVWVcG2TKMsYTxlgnT7bkq2t91f1FYqCAOSZAOyU2SnsXgjeF1Lb5XkDjlS07KtctyHULct2C_GmhS-Kt5O_o_2WONxlrjPnzCScYWEK_AN3Zkw8 |
| CODEN | ITCSDI |
| CitedBy_id | crossref_primary_10_1016_j_sysarc_2014_03_001 crossref_primary_10_1109_TVLSI_2018_2819945 crossref_primary_10_1145_3582006 crossref_primary_10_1109_TVLSI_2011_2178620 crossref_primary_10_3390_mi14020335 crossref_primary_10_1007_s12046_015_0378_2 crossref_primary_10_1145_2480741_2480755 crossref_primary_10_1109_TVLSI_2016_2556007 crossref_primary_10_1145_2733374 crossref_primary_10_1145_2870633 crossref_primary_10_1109_TCAD_2021_3091410 crossref_primary_10_1016_j_mejo_2022_105647 crossref_primary_10_1145_3005446 crossref_primary_10_1109_TVLSI_2016_2584781 |
| Cites_doi | 10.1137/1.9780898719857 10.1109/TVLSI.2008.2000673 10.1007/978-1-4471-0459-9 10.1109/DATE.2010.5457070 10.1109/ASAP.2008.4580157 10.1109/TCAD.2006.882474 10.1109/DATE.2004.1269002 10.1109/DATE.2004.1268999 10.1109/SOCCON.2009.5398072 10.1017/S0962492900002300 10.1023/A:1020533003783 10.1109/90.731196 10.1109/18.61110 10.1007/BF03325101 10.29292/jics.v3i1.281 10.1007/s10009-006-0019-5 |
| ContentType | Journal Article |
| Copyright | Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Dec 2010 |
| Copyright_xml | – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Dec 2010 |
| DBID | 97E RIA RIE AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D F28 FR3 ADTPV AOWAS D8V |
| DOI | 10.1109/TCAD.2010.2063130 |
| DatabaseName | IEEE All-Society Periodicals Package (ASPP) 2005–Present IEEE All-Society Periodicals Package (ASPP) 1998–Present IEEE/IET Electronic Library (IEL) (UW System Shared) CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional ANTE: Abstracts in New Technology & Engineering Engineering Research Database SwePub SwePub Articles SWEPUB Kungliga Tekniska Högskolan |
| DatabaseTitle | CrossRef Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Professional Engineering Research Database ANTE: Abstracts in New Technology & Engineering |
| DatabaseTitleList | Technology Research Database Technology Research Database |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE/IET Electronic Library (IEL) (UW System Shared) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISSN | 1937-4151 |
| EndPage | 1986 |
| ExternalDocumentID | oai_DiVA_org_kth_27375 2724233091 10_1109_TCAD_2010_2063130 5621045 |
| Genre | orig-research |
| GroupedDBID | --Z -~X 0R~ 29I 4.4 5GY 5VS 6IK 97E AAJGR AARMG AASAJ AAWTH ABAZT ABQJQ ABVLG ACGFS ACIWK ACNCT AENEX AETIX AGQYO AGSQL AHBIQ AI. AIBXA AKJIK AKQYR ALLEH ALMA_UNASSIGNED_HOLDINGS ASUFR ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ CS3 DU5 EBS EJD HZ~ H~9 IBMZZ ICLAB IFIPE IFJZH IPLJI JAVBF LAI M43 O9- OCL P2P PZZ RIA RIE RNS TN5 VH1 VJK AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D RIG F28 FR3 ADTPV AOWAS D8V |
| ID | FETCH-LOGICAL-c362t-63d76315a3c6b36a2a94bba44ca0083066a1dc7a8d8910ae4a47f9d7cc2d10f73 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 19 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000284417400011&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| ISSN | 0278-0070 1937-4151 |
| IngestDate | Tue Nov 04 16:40:00 EST 2025 Sat Sep 27 22:27:57 EDT 2025 Mon Jun 30 06:38:00 EDT 2025 Sat Nov 29 01:40:37 EST 2025 Tue Nov 18 21:37:43 EST 2025 Tue Aug 26 17:09:05 EDT 2025 |
| IsPeerReviewed | true |
| IsScholarly | true |
| Issue | 12 |
| Language | English |
| License | https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-c362t-63d76315a3c6b36a2a94bba44ca0083066a1dc7a8d8910ae4a47f9d7cc2d10f73 |
| Notes | ObjectType-Article-2 SourceType-Scholarly Journals-1 ObjectType-Feature-1 content type line 14 content type line 23 |
| PQID | 1030161203 |
| PQPubID | 85470 |
| PageCount | 14 |
| ParticipantIDs | crossref_citationtrail_10_1109_TCAD_2010_2063130 crossref_primary_10_1109_TCAD_2010_2063130 proquest_miscellaneous_849465444 swepub_primary_oai_DiVA_org_kth_27375 proquest_journals_1030161203 ieee_primary_5621045 |
| PublicationCentury | 2000 |
| PublicationDate | 2010-12-01 |
| PublicationDateYYYYMMDD | 2010-12-01 |
| PublicationDate_xml | – month: 12 year: 2010 text: 2010-12-01 day: 01 |
| PublicationDecade | 2010 |
| PublicationPlace | New York |
| PublicationPlace_xml | – name: New York |
| PublicationTitle | IEEE transactions on computer-aided design of integrated circuits and systems |
| PublicationTitleAbbrev | TCAD |
| PublicationYear | 2010 |
| Publisher | IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher_xml | – name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| References | ref12 ref15 ref11 ref10 ref2 ref1 ref17 boudec (ref3) 2004; 2050 hu (ref14) 2006; 25 coello (ref23) 1999; 1 ref20 tedesco (ref13) 2008; 3 bertsekas (ref16) 1999 ref22 hansson (ref25) 2007 wang (ref8) 2002 jiang (ref24) 2006 tang (ref18) 1999 adams (ref21) 1996 ref7 ref9 (ref19) 2009 ref4 ref6 ref5 |
| References_xml | – ident: ref20 doi: 10.1137/1.9780898719857 – start-page: 51 year: 1999 ident: ref18 article-title: network traffic characterization using token bucket model publication-title: Proc IEEE InfoCom – ident: ref1 doi: 10.1109/TVLSI.2008.2000673 – year: 1999 ident: ref16 publication-title: Nonlinear Programming – year: 2009 ident: ref19 publication-title: Networks on Chip Theory and Practice – ident: ref6 doi: 10.1007/978-1-4471-0459-9 – ident: ref15 doi: 10.1109/DATE.2010.5457070 – ident: ref11 doi: 10.1109/ASAP.2008.4580157 – volume: 25 start-page: 2919 year: 2006 ident: ref14 article-title: system-level buffer allocation for application-specific networks-on-chip router design publication-title: IEEE Trans Comput -Aided Des Integr Circuits Syst doi: 10.1109/TCAD.2006.882474 – ident: ref10 doi: 10.1109/DATE.2004.1269002 – ident: ref12 doi: 10.1109/DATE.2004.1268999 – start-page: 233 year: 2007 ident: ref25 article-title: tradeoffs in the configuration of a network on chip for multiple use-cases publication-title: Proc 1st Int Symp NoCs – volume: 2050 year: 2004 ident: ref3 publication-title: Network Calculus A Theory of Deterministic Queuing Systems for the Internet – year: 1996 ident: ref21 publication-title: Linear and Nonlinear Conjugate Gradient-Related Methods – ident: ref7 doi: 10.1109/SOCCON.2009.5398072 – ident: ref22 doi: 10.1017/S0962492900002300 – ident: ref17 doi: 10.1023/A:1020533003783 – ident: ref5 doi: 10.1109/90.731196 – ident: ref4 doi: 10.1109/18.61110 – start-page: 123 year: 2006 ident: ref24 article-title: a basic stochastic network calculus publication-title: Proc Conf Applicat Technol Architectures Protocols Comput Commun (SIGCOMM) – volume: 1 start-page: 269 year: 1999 ident: ref23 article-title: a comprehensive survey of evolutionary based multiobjective optimization techniques publication-title: Int J Knowl Inform Syst doi: 10.1007/BF03325101 – volume: 3 start-page: 46 year: 2008 ident: ref13 article-title: buffer sizing for multimedia flows in packet-switching nocs publication-title: Integr Circuits Syst Des doi: 10.29292/jics.v3i1.281 – start-page: 294 year: 2002 ident: ref8 article-title: orion: a power-performance simulator for interconnection networks publication-title: Proc MICRO – ident: ref2 doi: 10.1109/SOCCON.2009.5398072 – ident: ref9 doi: 10.1007/s10009-006-0019-5 |
| SSID | ssj0014529 |
| Score | 2.0831158 |
| Snippet | For network-on-chip (NoC) designs, optimizing buffers is an essential task since buffers are a major source of cost and power consumption. This paper proposes... |
| SourceID | swepub proquest crossref ieee |
| SourceType | Open Access Repository Aggregation Database Enrichment Source Index Database Publisher |
| StartPage | 1973 |
| SubjectTerms | Adaptation model Buffer size buffer variance Buffers Control Control systems Delay Design engineering Electrical engineering, electronics and photonics Electronics Elektronik Elektroteknik, elektronik och fotonik interior point method Minimization network-on-chip (NoC) Optimization Optimization algorithms optimization problem Packet switching Power demand Reduction Regulation Run time (computers) Studies System-on-a-chip TECHNOLOGY TEKNIKVETENSKAP Variance |
| Title | Buffer Optimization in Network-on-Chip Through Flow Regulation |
| URI | https://ieeexplore.ieee.org/document/5621045 https://www.proquest.com/docview/1030161203 https://www.proquest.com/docview/849465444 https://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-27375 |
| Volume | 29 |
| WOSCitedRecordID | wos000284417400011&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| journalDatabaseRights | – providerCode: PRVIEE databaseName: IEEE/IET Electronic Library (IEL) (UW System Shared) customDbUrl: eissn: 1937-4151 dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0014529 issn: 0278-0070 databaseCode: RIE dateStart: 19820101 isFulltext: true titleUrlDefault: https://ieeexplore.ieee.org/ providerName: IEEE |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NT9wwEB0B6oEeCi2gbrsgH-CCakhix04uSAt01QNaKrRF3Cx_rVhBE8Tuwt_v2AnRIiGk3iLFjpzxxzx7xu8B7LOyKASTlibo7CgX3FJdCE11biybeDZxUQzm-kKORsXNTfl7BX50d2G89zH5zB-FxxjLd7VdhKOyY_TVuHvIV2FVStHc1eoiBiGAGM9TAmMsjuM2gpkm5fEYf6pJ4srQIach4XnJB0VRldf4cpkzNPqZ4cb_tXATPrV4kgyaAfAZVnz1BT4usQxuwcnpIoigkEtcHf621y7JtCKjJgOc1hU9u50-kHEj2UOG9_UzuWo06rHoNvwZ_hyf_aKtbAK16I3mVDCHi0aaa2aFYUJnuuTGaM6tDoALMYZOnZW6cAViBe255nJSOmlt5tJkItkOrFV15b8C4U54kxshEfdwZ7hJY04sQj6EPcaxHiQvhlS25RQP0hb3Ku4tklIF26tge9XavgeHXZWHhlDjvcJbwcZdwda8Pei_9JZqp9xMBb00hK9Zgq0i3WucLCECoitfL2aq4GXgj-O8BwdNJ3efDjTb59PrgcL-VHfzW4W4Tubf3m7Ad1jPurSWPqzNHxd-Fz7Yp_l09rgXB-Y_gebeLw |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1bT9swFD6CgsT2wGAwrcDAD9vLhGkSO7cXJG4V07oOoYJ4s3yrqICkoi37-xw7ISrShMRbpNiRc3w5n32Ovw_gO8uzLGGppgE6O8oTrqnMEkllrDQbWjY0Xgzmupf2-9nNTX6xAPvNXRhrrU8-swfu0cfyTaln7qisg74adw_xIizFnEdBdVuriRm4EKI_UXGcsTiS6xhmGOSdAf5WlcYVoUsOXcrznBfysiqvEeY8a6j3NN1P72vjGqzWiJIcVUNgHRZs8Rk-zvEMbsDh8czJoJC_uD481Bcvyagg_SoHnJYFPbkdjcmgEu0h3fvyH7msVOqx6CZcdc8GJ-e0Fk6gGv3RlCbM4LIRxpLpRLFERjLnSknOtXSQC1GGDI1OZWYyRAvScsnTYW5SrSMTBsOUfYFWURb2KxBuEqtilaSIfLhRXIU-KxZBHwIfZVgbghdDCl2zijtxi3vhdxdBLpzthbO9qG3fhp9NlXFFqfFW4Q1n46Zgbd427Lz0lqgn3UQ4xTQEsFGArSLNa5wuLgYiC1vOJiLjuWOQ47wNP6pObj7tiLZPR9dHAvtT3E1vBSK7NN76fwP2YOV88Kcner_6v7fhQ9QkuexAa_o4s99gWT9NR5PHXT9InwE4keF2 |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Buffer+Optimization+in+Network-on-Chip+Through+Flow+Regulation&rft.jtitle=IEEE+transactions+on+computer-aided+design+of+integrated+circuits+and+systems&rft.au=Jafari%2C+Fahimeh&rft.au=Lu%2C+Zhonghai&rft.au=Jantsch%2C+Axel&rft.au=Yaghmaee%2C+Mohammad+Hossein&rft.date=2010-12-01&rft.pub=The+Institute+of+Electrical+and+Electronics+Engineers%2C+Inc.+%28IEEE%29&rft.issn=0278-0070&rft.eissn=1937-4151&rft.volume=29&rft.issue=12&rft.spage=1973&rft_id=info:doi/10.1109%2FTCAD.2010.2063130&rft.externalDBID=NO_FULL_TEXT&rft.externalDocID=2724233091 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0278-0070&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0278-0070&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0278-0070&client=summon |