Fast and Resource-Efficient Hardware Implementation of Modified Line Segment Detector

Lines are significant features enclosing high-level information in an image. The line segment Detector (LSD) Algorithm with low error rate is a widely used method to extract lines in images effectively and accurately. However, the algorithm on PC performs too costly both in time and resources for th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on circuits and systems for video technology Jg. 28; H. 11; S. 3262 - 3273
Hauptverfasser: Zhou, Fuqiang, Cao, Yu, Wang, Xinming
Format: Journal Article
Sprache:Englisch
Veröffentlicht: New York IEEE 01.11.2018
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:
ISSN:1051-8215, 1558-2205
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract Lines are significant features enclosing high-level information in an image. The line segment Detector (LSD) Algorithm with low error rate is a widely used method to extract lines in images effectively and accurately. However, the algorithm on PC performs too costly both in time and resources for the real-time video processing. This paper provides a fast and resource-efficient hardware implementation solution for a modified LSD algorithm on Field Programmable Gate Arrays (FPGA) for real-time line detection. The task-level pipeline structures are exploited fully in a stream process mapped to the hardware architecture free of frame buffer. Our proposed hardware implementation processes in a stream-in-stream-out manner with little consumption of the on-chip block RAM to store intermediate values. We first employ hardware Gaussian filter and adjust Canny edge detection to obtain an edge map at single-pixel width. Then, a novel structure of region growing model based on dynamic rooted tree is used to detect line segment regions accurately with a latency of only a few rows of pixels. The low cost in time, on-chip resources, and power consumption makes our proposed algorithm suitable for portable real-time streaming video processing applications using line segment features, such as Lane departure warning systems. It can also be applied in real-time machine vision systems that use line segments information for further recognition or stereo correspondence and many others. The proposed algorithm is synthesized and tested on XC7Z020 FPGA with high reliability, accuracy speed, and low cost in both resources and energy.
AbstractList Lines are significant features enclosing high-level information in an image. The line segment Detector (LSD) Algorithm with low error rate is a widely used method to extract lines in images effectively and accurately. However, the algorithm on PC performs too costly both in time and resources for the real-time video processing. This paper provides a fast and resource-efficient hardware implementation solution for a modified LSD algorithm on Field Programmable Gate Arrays (FPGA) for real-time line detection. The task-level pipeline structures are exploited fully in a stream process mapped to the hardware architecture free of frame buffer. Our proposed hardware implementation processes in a stream-in-stream-out manner with little consumption of the on-chip block RAM to store intermediate values. We first employ hardware Gaussian filter and adjust Canny edge detection to obtain an edge map at single-pixel width. Then, a novel structure of region growing model based on dynamic rooted tree is used to detect line segment regions accurately with a latency of only a few rows of pixels. The low cost in time, on-chip resources, and power consumption makes our proposed algorithm suitable for portable real-time streaming video processing applications using line segment features, such as Lane departure warning systems. It can also be applied in real-time machine vision systems that use line segments information for further recognition or stereo correspondence and many others. The proposed algorithm is synthesized and tested on XC7Z020 FPGA with high reliability, accuracy speed, and low cost in both resources and energy.
Author Zhou, Fuqiang
Wang, Xinming
Cao, Yu
Author_xml – sequence: 1
  givenname: Fuqiang
  orcidid: 0000-0001-9341-9342
  surname: Zhou
  fullname: Zhou, Fuqiang
  email: zfq@buaa.edu.cn
  organization: Beihang University, Beijing, China
– sequence: 2
  givenname: Yu
  surname: Cao
  fullname: Cao, Yu
  organization: Beihang University, Beijing, China
– sequence: 3
  givenname: Xinming
  surname: Wang
  fullname: Wang, Xinming
  organization: Beihang University, Beijing, China
BookMark eNp9kEFPwzAMhSs0JMbgD8AlEucOJ02a9ojGYJOGkNjgGqWpgzJtzUg7If49GZ04cOBk69mfn_zOk0HjG0ySKwpjSqG8XU2Wb6sxAyrHTPJciuwkGVIhipQxEIPYg6Bpwag4S87bdg1AecHlMHl90G1HdFOTF2z9PhhMp9Y647DpyEyH-lMHJPPtboPbKOnO-YZ4S5587azDmixcg2SJ74cpuccOTefDRXJq9abFy2MdRZ_pajJLF8-P88ndIjVZTrvUZigxByzBlCBYJXllZGllSbmoSilzJnhtwFpbY2a1LOMMBGBUq7oq8myU3PR3d8F_7LHt1Dr-0ERLxWgGOXAGLG4V_ZYJvm0DWmVc_0kXtNsoCuoQovoJUR1CVMcQI8r-oLvgtjp8_Q9d95BDxF-gAMZKwbNvxwF_3g
CODEN ITCTEM
CitedBy_id crossref_primary_10_1364_AO_541435
crossref_primary_10_1016_j_micpro_2019_102874
crossref_primary_10_1587_transinf_2020PCP0002
crossref_primary_10_1371_journal_pone_0292345
crossref_primary_10_1109_TIE_2022_3186310
crossref_primary_10_3390_a14100284
crossref_primary_10_1109_TCSVT_2024_3441053
Cites_doi 10.1109/FPT.2010.5681498
10.1109/TPAMI.2013.186
10.1109/TII.2011.2173943
10.3390/s120100585
10.1016/j.patrec.2011.06.001
10.1109/TIP.2014.2311656
10.1109/CNNA.2014.6888648
10.1109/34.61710
10.1109/TPAMI.2005.89
10.3390/s130709223
10.1109/TCSVT.2014.2302535
10.1109/TC.2013.130
10.1002/9780470828519
10.5201/ipol.2012.gjmr-lsd
10.1007/978-3-319-08422-0_129
10.1006/cviu.1999.0831
10.1109/TCSVT.2015.2397196
10.1109/INISTA.2012.6247007
10.1109/TPAMI.2008.300
10.1109/TIP.2013.2259841
10.1049/ip-vis:20010354
ContentType Journal Article
Copyright Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2018
Copyright_xml – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2018
DBID 97E
RIA
RIE
AAYXX
CITATION
7SC
7SP
8FD
JQ2
L7M
L~C
L~D
DOI 10.1109/TCSVT.2017.2746753
DatabaseName IEEE Xplore (IEEE)
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE Electronic Library (IEL)
CrossRef
Computer and Information Systems Abstracts
Electronics & Communications Abstracts
Technology Research Database
ProQuest Computer Science Collection
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts – Academic
Computer and Information Systems Abstracts Professional
DatabaseTitle CrossRef
Technology Research Database
Computer and Information Systems Abstracts – Academic
Electronics & Communications Abstracts
ProQuest Computer Science Collection
Computer and Information Systems Abstracts
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts Professional
DatabaseTitleList Technology Research Database

Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1558-2205
EndPage 3273
ExternalDocumentID 10_1109_TCSVT_2017_2746753
8022954
Genre orig-research
GrantInformation_xml – fundername: National Natural Science Foundation of China
  grantid: 61372177
  funderid: 10.13039/501100001809
GroupedDBID -~X
0R~
29I
4.4
5GY
5VS
6IK
97E
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABQJQ
ABVLG
ACGFO
ACGFS
ACIWK
AENEX
AETIX
AGQYO
AGSQL
AHBIQ
AI.
AIBXA
AKJIK
AKQYR
ALLEH
ALMA_UNASSIGNED_HOLDINGS
ASUFR
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CS3
DU5
EBS
EJD
HZ~
H~9
ICLAB
IFIPE
IFJZH
IPLJI
JAVBF
LAI
M43
O9-
OCL
P2P
RIA
RIE
RNS
RXW
TAE
TN5
VH1
AAYXX
CITATION
7SC
7SP
8FD
JQ2
L7M
L~C
L~D
ID FETCH-LOGICAL-c361t-f3e7e60e90c9052b74bc79f79145b9776254dc0fffde3fa799f7050e54dbdb863
IEDL.DBID RIE
ISICitedReferencesCount 11
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000449392100014&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 1051-8215
IngestDate Sun Nov 09 07:00:38 EST 2025
Sat Nov 29 01:44:11 EST 2025
Tue Nov 18 21:29:48 EST 2025
Wed Aug 27 02:49:25 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 11
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c361t-f3e7e60e90c9052b74bc79f79145b9776254dc0fffde3fa799f7050e54dbdb863
Notes ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ORCID 0000-0001-9341-9342
PQID 2130604202
PQPubID 85433
PageCount 12
ParticipantIDs ieee_primary_8022954
proquest_journals_2130604202
crossref_citationtrail_10_1109_TCSVT_2017_2746753
crossref_primary_10_1109_TCSVT_2017_2746753
PublicationCentury 2000
PublicationDate 2018-11-01
PublicationDateYYYYMMDD 2018-11-01
PublicationDate_xml – month: 11
  year: 2018
  text: 2018-11-01
  day: 01
PublicationDecade 2010
PublicationPlace New York
PublicationPlace_xml – name: New York
PublicationTitle IEEE transactions on circuits and systems for video technology
PublicationTitleAbbrev TCSVT
PublicationYear 2018
Publisher IEEE
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref13
lu (ref8) 2013; 13
ref12
ref15
ref14
ref10
ref1
ref17
ref16
ref19
ref18
daoud (ref24) 2015
galambos (ref11) 2001; 148
zhou (ref9) 2013; 2
hsiao (ref25) 2006
ref26
luo (ref23) 2014
ref20
ref22
ref21
ref27
kim (ref2) 2008
ref7
ref4
ref5
mahadevan (ref3) 2001; 4387
gaikwad (ref6) 2015; 16
References_xml – ident: ref27
  doi: 10.1109/FPT.2010.5681498
– volume: 16
  start-page: 910
  year: 2015
  ident: ref6
  article-title: Lane departure identification for advanced driver assistance
  publication-title: IEEE Trans Intell Transp Syst
– start-page: 4
  year: 2006
  ident: ref25
  article-title: A parameterizable digital-approximated 2D Gaussian smoothing filter for edge detection in noisy image
  publication-title: Proc IEEE Int Symp Circuits Syst (ISCAS)
– ident: ref4
  doi: 10.1109/TPAMI.2013.186
– ident: ref19
  doi: 10.1109/TII.2011.2173943
– ident: ref18
  doi: 10.3390/s120100585
– ident: ref1
  doi: 10.1016/j.patrec.2011.06.001
– ident: ref15
  doi: 10.1109/TIP.2014.2311656
– ident: ref7
  doi: 10.1109/CNNA.2014.6888648
– start-page: 930104-1
  year: 2014
  ident: ref23
  article-title: A real-time multi-scale 2D Gaussian filter based on FPGA
  publication-title: Proc Int Symp Optoelectron Technol Appl
– volume: 4387
  start-page: 204
  year: 2001
  ident: ref3
  article-title: Detection of triple junction parameters in microscope images
  publication-title: Proc SPIE
– ident: ref10
  doi: 10.1109/34.61710
– ident: ref5
  doi: 10.1109/TPAMI.2005.89
– volume: 13
  start-page: 9223
  year: 2013
  ident: ref8
  article-title: Parallel Hough transform-based straight line detection and its FPGA implementation in embedded vision
  publication-title: SENSORS
  doi: 10.3390/s130709223
– ident: ref22
  doi: 10.1109/TCSVT.2014.2302535
– ident: ref16
  doi: 10.1109/TC.2013.130
– ident: ref17
  doi: 10.1002/9780470828519
– start-page: 655
  year: 2008
  ident: ref2
  article-title: A real-time finite line detection system based on FPGA
  publication-title: Proc IEEE Int Conf Ind Informatics
– ident: ref14
  doi: 10.5201/ipol.2012.gjmr-lsd
– start-page: 885
  year: 2015
  ident: ref24
  article-title: A survey on design and implementation of floating point adder in FPGA
  publication-title: Progress in Systems Engineering
  doi: 10.1007/978-3-319-08422-0_129
– ident: ref12
  doi: 10.1006/cviu.1999.0831
– ident: ref20
  doi: 10.1109/TCSVT.2015.2397196
– volume: 2
  start-page: 18
  year: 2013
  ident: ref9
  article-title: An FPGA implementation of Hough transform using DSP blocks and block RAMs
  publication-title: Bull Netw Comput Syst Softw
– ident: ref21
  doi: 10.1109/INISTA.2012.6247007
– ident: ref13
  doi: 10.1109/TPAMI.2008.300
– ident: ref26
  doi: 10.1109/TIP.2013.2259841
– volume: 148
  start-page: 158
  year: 2001
  ident: ref11
  article-title: gradient based progressive probabilistic hough transform
  publication-title: Vision Image and Signal Processing IEE Proceedings-
  doi: 10.1049/ip-vis:20010354
SSID ssj0014847
Score 2.3263273
Snippet Lines are significant features enclosing high-level information in an image. The line segment Detector (LSD) Algorithm with low error rate is a widely used...
SourceID proquest
crossref
ieee
SourceType Aggregation Database
Enrichment Source
Index Database
Publisher
StartPage 3262
SubjectTerms Algorithms
Detectors
Edge detection
Embedded image processing
Error detection
Field programmable gate arrays
FPGA
Gate arrays
Hardware
Image edge detection
Image processing
Image segmentation
Lane keeping
line segment detector
Low cost
Machine vision
Mathematical model
Pixels
Power consumption
Real time
Real-time systems
Video
Vision systems
Warning systems
Title Fast and Resource-Efficient Hardware Implementation of Modified Line Segment Detector
URI https://ieeexplore.ieee.org/document/8022954
https://www.proquest.com/docview/2130604202
Volume 28
WOSCitedRecordID wos000449392100014&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE Electronic Library (IEL)
  customDbUrl:
  eissn: 1558-2205
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0014847
  issn: 1051-8215
  databaseCode: RIE
  dateStart: 19910101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3dT9swELcK2gM8wMaH6NZNftgbGJzEseNHBEV72KpJ7SreIn-cERKkqA3w73N204oJNGlvUWyfIp9z97s73x0h3yVKPAkuMATzlgkNhmmTO-YAAX_phOfpEs30pxqNqutr_btHTta5MACQLp_BaXxMsXw_c4_RVXYW00J1KTbIhlJymau1jhiIKjUTQ7iQsQr12CpBhuuzycV4Oom3uNRpHrtrlMVfSih1VXkjipN-udr9vy_7SHY6HEnPl4z_RHrQ7JHtV9UF98mfK7NoqWk8Xfno2TAVjEBSNEbsn80caCoPfN9lIDV0Fuivmb8NiEwp2qlAx3ATR-kltMnBf4B0h5OLH6zrosBcIbOWhQIUSA6aO83L3CphndJB6UyUFtEfGkDCOx5C8FAEozSO8ZIDvrXeVrI4JJvNrIEjQnOD6DazXGkeBBp6xmbB-zyT1hsJwvRJttrW2nUlxmOni7s6mRpc14kVdWRF3bGiT47Xax6WBTb-OXs_bv56ZrfvfTJYca_u_sFFnaN6liiTeP75_VVfyBbSrpaZhQOy2c4f4Sv54J7a28X8WzpeL-WszQU
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3dT9tADLegmwQ8sA02rYyxe9jbOHpJLh_3OAEVE6WaRId4i-7Dh5C2FLVh_Pv4rmk1NDRpb1HuI5Gd2D_bZxvgc0ESr0DrOYF5w6VCzZVOLbdIgD-30ol4iOZqVI7H1fW1-r4Gh6tcGESMh8_wKFzGWL6b2vvgKhuEtFCVy3V4ETpnddlaq5iBrGI7MQIMCa9Iky1TZIQaTI4vrybhHFd5lIb-Gnn2RA3Fvip_CeOoYYav_u_dXsN2hyTZ1wXr38AaNjuw9Ud9wV34MdTzlunGsaWXnp_GkhG0FQsx-wc9QxYLBP_qcpAaNvXsYupuPWFTRpYqsku8CaPsBNvo4n9L-55Ojs9410eB26xIWu4zLLEQqIRVIk9NKY0tlS9VInND-I9MIOms8N47zLwuFY2JXCDdNc5URfYOes20wffAUk34NjGiVMJLMvW0SbxzaVIYpwuUug_Jkqy17YqMh14XP-tobAhVR1bUgRV1x4o-fFmtuVuU2Pjn7N1A_NXMju592F9yr-7-wnmdkoIuSCqJdO_5VZ9g42xyMapH38bnH2CTnlMt8gz3odfO7vEjvLS_29v57CB-ao--P9BO
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Fast+and+Resource-Efficient+Hardware+Implementation+of+Modified+Line+Segment+Detector&rft.jtitle=IEEE+transactions+on+circuits+and+systems+for+video+technology&rft.au=Zhou%2C+Fuqiang&rft.au=Cao%2C+Yu&rft.au=Wang%2C+Xinming&rft.date=2018-11-01&rft.pub=The+Institute+of+Electrical+and+Electronics+Engineers%2C+Inc.+%28IEEE%29&rft.issn=1051-8215&rft.eissn=1558-2205&rft.volume=28&rft.issue=11&rft.spage=3262&rft_id=info:doi/10.1109%2FTCSVT.2017.2746753&rft.externalDBID=NO_FULL_TEXT
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1051-8215&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1051-8215&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1051-8215&client=summon