A Scalable CMOS Ising Computer Featuring Sparse and Reconfigurable Spin Interconnects for Solving Combinatorial Optimization Problems

No existing algorithms can find exact solutions to the combinatorial optimization problems (COPs) classified as non-deterministic polynomial-time (NP) hard problems. Alternatively, Ising computer based on the Ising model and annealing process has recently drawn significant attention. The Ising compu...

Celý popis

Uložené v:

Podrobná bibliografia
Vydané v:	IEEE journal of solid-state circuits Ročník 57; číslo 3; s. 858 - 868
Hlavní autori:	Su, Yuqi, Mu, Junjie, Kim, Hyunjoon, Kim, Bongjin
Médium:	Journal Article
Jazyk:	English
Vydavateľské údaje:	New York IEEE 01.03.2022 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Predmet:	Algorithms Annealing Annealing processor CMOS Combinatorial analysis combinatorial optimization problems (COPs) Computational modeling Couplers Exact solutions Hardware Integrated circuit interconnections Interconnections Ising computer Ising model Lattices Mapping minor embedding Optimization Polynomials Qubit Reconfigurable hardware sparse and reconfigurable interconnects Spin dynamics
ISSN:	0018-9200, 1558-173X
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!

Buďte prvý, kto okomentuje tento záznam!