Low-Power Scalable TSPI: A Modular Off-Chip Network for Edge AI Accelerators

In this paper, we present a novel off-chip network architecture, the Tile Serial Peripheral Interface (TSPI), designed for low-power, scalable edge AI accelerators. Our approach modifies the conventional SPI to support a modular network structure that facilitates the scalable connection of multiple...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE access Vol. 12; pp. 141448 - 141459
Main Authors:	Park, Seunghyun, Park, Daejin
Format:	Journal Article
Language:	English
Published:	Piscataway IEEE 2024 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	Accelerator architectures Accelerators Algorithms Computational modeling Computer architecture Distributed databases Edge AI Edge computing edge device Indexes low power Low power electronics Message passing Modular structures MPI Network architecture off-chip network Performance evaluation Power consumption Random access memory Scalability subset mapping algorithm TSPI
ISSN:	2169-3536, 2169-3536
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!