Jiang, W., & Prasanna, V. K. (2012). Scalable Packet Classification on FPGA. IEEE transactions on very large scale integration (VLSI) systems, 20(9), 1668-1680. https://doi.org/10.1109/TVLSI.2011.2162112
Citace podle Chicago (17th ed.)Jiang, Weirong, a V. K. Prasanna. "Scalable Packet Classification on FPGA." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20, no. 9 (2012): 1668-1680. https://doi.org/10.1109/TVLSI.2011.2162112.
Citace podle MLA (9th ed.)Jiang, Weirong, a V. K. Prasanna. "Scalable Packet Classification on FPGA." IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 9, 2012, pp. 1668-1680, https://doi.org/10.1109/TVLSI.2011.2162112.
Upozornění: Tyto citace jsou generovány automaticky. Nemusí být zcela správně podle citačních pravidel..